The Mnemosyne architecture defines a compatible framework for a family of implementations with a range of capabilities. The following implementation-defined parameters are used in the rest of the document in boldface. The value indicated is for MicroUnity's first Mnemosyne implementation.

Param eter	Interpretation	Value	Range of legal values
C	log ₂ logical memory words in SRAM cache	13	C ≥ 1
В	log ₂ physical memory words in SRAM cache physical memory block	11	B ≥1
s	number of bits per word of an SRAM physical memory block	9	S 0
t	size of tag field in cache entry in bits	1.8	t = 2P + E - C
е	size of ECC field in cache entry, in bits	18	e 10g2 (8W+t+1+ e)+1
n	number of physical memory blocks used to produce a logical memory word		N ≥ 8W + t + 1 + e
N		40	$N = \hat{n}(2^{\mathbf{C} \cdot \mathbf{B}})$
D	numbe, of divisions of SRAM physical memory blocks covered by separate sets of redundant blocks		Y≤D≤ 16
	number of redundant SRAM physical memory blocks in each redundancy division	2	1 ≤ R ≤ 16
	number of DRAM row and column address interface pins	12	9 < P. < (A*8-E)/2
K	number of address interface pins which may be configured as row- address-only pins	0	0 ≤ K ≤ P
	log ₂ of number of interleaved accesses in DRAM interface	2	0 < ▮ < 16
	log ₂ of number of banks of DRAM expansion	2	≤ E ≤ 15

Interfaces and Block Diagram

Mnemosyne uses two Hermes unidirectional, byte-wide, differential, packetoriented data channels for its main, high-bandwidth interface between a memory control unit and Mnemosyne's memory. This interface is designed to be cascadeable, with the output of a Mnemosyne chip connected to the input of another, to expand the size of memory that can be reached via a single set of data

For evaluation only	٠.	microunity con	fidential
		Himbly Cameratanay 1	

channels. An external memory control unit is in complete control of the selection and timing of operations within Mnemosyne and in complete control of the timing and content of information on the high-bandwidth interfaces.

A Cerberus bit-serial interface provides access to configuration, diagnostic and tester information, using TTL signal levels at a moderate data rate.

Mnemosyne contains additional interfaces to conventional dynamic random-access memory devices (DRAM) using TTL signals. Each Mnemosyne device contains output signals to independently control four banks of DRAM memory; each bank is nominally 9 bytes wide, and connects to a single-see fo bidirectional data interface pins. Each DRAM bank may use 24-bit addressee, to handle up to 16M-"word" DRAM memory capacity (such as 16Mx organized, 64-Mbit DRAM). Up to four banks of DRAM may be connected to each Mnemosyne device, permitting up to 0.5 Gbyte of DRAM per Mnemosyne chip.

Nearly all Mnemosyne circuits use a single power supply voltage, nominally at 3.3 Volts (5% tolerance). A second voltage of 5.0 Volts (5% tolerance) is used only for TTL interface circuits. Power dissipations: (BD, Initial packaging is TAB (Tape Automated Bonding).


Pin assignments are to be defined, there are 174 signal pins and 466 pins for 3.3V power, 5.0V power and substrate for a total of 640 pins.

count	pin I de la	rreaning
18	HIC, Hi7.0	hi-bandwidth input
18	HoC, Hoz.o	hi-bandwidth output
72	DQ72.0	DRAM data
48	A11.03.6	DRAM address
12	RAS3.0, CAS3.0 WE3.0	DRAM control
6	SC, SD, SN _{3.0}	Cerberus interface
174		fotal signal pins
* ?	VDD VDD	3.3 V above VSS
	VCC44	5.0 V above VSS
?**	VSS	most negative supply
640		total pins

⁴⁴Internal circuit documentation names this signal VDDO.

MU 0023412

The following is a diagram of the Mnemosyne device interfaces: (Numerical values are shown for MicroUnity's first implementation.)



Absolute Maximum Ratings .	MIN . NOM MAX UNI
<u> </u>	
	

Recommended operating conditions	MIN	NOM	MAX	UNIT	REF
V _T : Termination equivalent voltage	4.5	5.0			
Main supply voltage VDD	3.14	3.3	3.47	V	VSS
TTL supply voltage VCC	4.75	5.0	5.25		VSS
Operating free-air temperature	0		70	Ċ	-

Highly Confidential

Electrical characteristics	MIN	TYP	MAX	UNIT	REF
V _{OH} : H-state output voltage HoC, Ho ₇₀				٧	VDD
Vol: L-state output voltage HoC, Ho70	<u></u>			٧	VDD
VIH: H-state input voltage HiC, Hi70	<u></u>			٧	VDD
V _{IL} : L-state input voltage HiC, Hi _{7.0}				٧	VDD
I _{OH} : H-state output current HoC, Ho ₇₀				mΑ	
IOL: L-state output current HoC, Ho70				mΑ	
I _{IH} : H-state input current HiC, Hi ₇₀			e e	mΑ	
I _{IL} : L-state input current HiC, Hi70			ditta.	mA	
C _{IN} : Input capacitance HiC, Hi ₇₀		A		pF	
C _{OUT} : Output capacitance HoC, Ho ₇₀			M.	рF	
V _{OH} : H-state output voltage A ₁₁₀₃₀ ,	2.4	Louis	*5,5	٧	VSS
IDAC - CAC - WE - DO 8		100	do.		
Vol: L-state output voltage A _{11.03}	O	1 11	0.4	٧	VSS
RAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀		4.6			
Vol: L-state output voltage SD	0	8.1	0.4	٧	VSS
V _{IH} : H-state input voltage DQ7	2.4		5.5	٧	VSS
V _{IL} : L-state input voltage DQ0	-0.5	W (1)	0.8	٧	VSS
VIH: H-state input voltage SD	.2.0	A.	5.5	٧	VSS
VIH: H-state input voltage SC, SN3.0	2.0		5.5	٧	VSS
VIL: L-state input Voltage SC SD, SN3 0	-0.5	20	0.8	٧	VSS
IOH: H-state output current Art. 03	3/%			μΑ	
BASa a CASA WEG POTO	130	6)	Ϊ.	
IoL: L-state output current A11030,	Á	W	16	mΑ	
RAS30, CAS30, WE30, DQ710	→ . ♥]	1			
IoL: L-state output current SD	-		16	mΑ	
Ioz: Off-state output outrent SD	210		10	μА	
Ioz: Off-state output current DO74 0	-10		10	μA	
In: Histate input current SC, SN30	-10		10	μА	
In Lestate input current SC, SN ₃₀	-10		10	μΑ	
CN: Input capacitance SC, SN ₃₀			4.0	pF	
COUT: Output or input-output			4.0	pF	
capacitance, SD, A ₁₁₀₃₀ , RAS ₃₀ ,			_		
CAS ₃₀ , WE ₃₀ , DQ ₇₁₀					

C. V. M.				
Switching characteristics	MIN	TYP	MAX	UNIT
tBC: HiC clock cycle time	1000			DS
tBCH: HiC clock high time	400			ps
t _{BCL} : HiC clock low time	400	-		ps
t _{BT} : HiC clock transition time			100	ps
t _{BS} : set-up time, Hi ₇₀ valid to HiC xition	200		100	ps
t _{BH} : hold time, HiC xition to Hi _{7.0} invalid	-200		-100	ps
tos: skew between HoC and Ho70	-50		50	ps
tc: SC clock cycle time	50		A	mš
t _{CH} : SC clock high time	20		A V	ns
t _{CL} : SC clock low time	20		100	ns
tr: SC clock transition time		Alexander.	. 5	ns
ts: set-up time, SD valid to SC rise		1		ns
tH: hold time, SC rise to SD invalid	AND THE REAL PROPERTY.	11 11		ns
top: SC rise to SD valid	5	60	1	ns

Logical and Physical Memory Structure

Mnemosyne defines two regions a memory region, implemented by an on-device static RAM memory ceries backed by standard DRAM memory devices, and a configuration region, amplemented by on-device read-only and read/write registers. These regions are accessed by separate interfaces the Hermes channel used to access the memory region, and the Conterns spaid interface used to access the configuration region. These regions are kept florically separate.

The Mnemosyne logical memory region is an array of 28A words of size W bytes. Each memory access, either a read-or write, references all bytes of a single block. All addresses are block addresses, referencing the entire block.



Mnemosyne's DRAM memory physically consists of one or more banks of multiplexed-address DRAM memory devices. A DRAM bank consists of a set of DRAM devices which have the corresponding address and control signals connected together, providing one word of W bytes of data plus ECC information with each DRAM access.

Mnemosyne's SRAM memory is a write-back (write-in) single-set (direct-mapped) cache for data originally contained in the DRAM memory. All accesses to

Mnemosyne memory space maintain consistency between the contents of the cache and the contents of the DRAM memory.

Mnemosyne's configuration region consists of read-only and read/write registers. The size of a logical block in the configuration memory space is eight bytes: one octlet:

Communications Channels

High-bandwidth

Mnemosyne uses the Hermes high-bandwidth channel and protocols, implementing a slave device.

Mnemosyne operates two Hermes high bandwidth communications channels, one input channel and one output channel

Mnemosyne uses the Hermes packer structure. Mnemosyne's SRAM memory serves as the Hermes-designated cache and Mnemosyne DRAM memory corresponds to the Hermes-designated device.

Configuration-region registers provide a low-level mechanism to detect skew in the byte-wide input channel, and to adjust skew in the byte-wide output channel. This mechanism may be employed by software to adaptively adjust for skew in the channels, or set to dred patterns to account for fixed signal skew as may arise in device-to-device wring.

Serial

A Cerberus serial bus inverface is used to configure the Mnemosyne device, set diagnostic modes and read diagnostic information, and to enable the use of the part within a high-speed tester?

The serial port uses the Cerberus serial bus interface.

DRAM

The DRAM interface uses TTL levels to communicate with standard, high-capacity dynamic RAM devices. The data path of the interface is 8W + e bits. The DRAM components used may have a maximum size of 2^{2P} words by k bits, where the minimum value of k is determined by capacitance limits. (Larger values of k, up to 8W + e, meaning fewer components are required to assemble a word of DRAMs, are always acceptable.)

MU 0023416

<u>Error Handling</u>

Mnemosyne performs error handling compliant with Hermes architecture.

For the current implementation, the following errors are designed to be detected and known not detected by design:

errors detected	errors not detected
invalid check byte	invalid identification number
invalid command	internal buffer overflow
invalid address	invalid check byte on idle packet
uncorrectable error in SRAM cache	
uncorrectable error in DRAM memory	

Detection of an uncorrectable error in either the SRAM catheor the DRAM memory results in the generation of an error response process and other actions more fully described elsewhere.

Upon receipt of the error response packet, the packet originator must read the status register of the reporting device to determine the precise acture of the error. Mnemosyne devices reporting an invalid packet will suppress the receipt of additional packets until the error is cleared, by elearing the status register. However, such devices may continue to precess packets which have already been received, and generate responses. Upon taking appropriate corrective actions and clearing the error, the packet originator, should then re-send any unacknowledged commands.

Because of the large difference in elock rate between the high-bandwidth Hermes channel and the Cerberus serial bus interface, it is generally safe to assume that, after detecting an error (esponse precket, an attempt to read the status register via Cerberus will result in reading sable, quiescent error conditions and that the queue of outstanding requests will have drained. After dearing the status register via Cerberus, the packet originator may immediately resume sending requests to the Mnemosyne device.

Cerberus Registers

Mnemosure's configuration registers comply with the Cerberus and Hermes specifications. Gonfiguration registers are internal read/only and read/write registers which provide an implementation-independent mechanism to query and control the configuration of a Mnemosyne device. By the use of these registers, a user of a Mnemosyne device may tailor the use of the facilities in a general-purpose implementation for maximum performance and utility. Conversely, a supplier of a Mnemosyne device may modify facilities in the device without compromising compatibility with earlier implementations.

Read/only registers supply information about the Mnemosyne implementation in a standard, implementation-independent fashion. A Mnemosyne user may take advantage of this information, either to verify that a compatible implementation of Mnemosyne is installed, or to tailor the use of the part to conform to the characteristics of the implementation. The read/only registers occupy addresses 0.5. An attempt to write these registers may cause a normal or an error response.

Highly Confidential

MÜ 0023417

Read/write registers select the mapping of addresses to SRAM and DRAM banks, control the internal SRAM and DRAM timing generators, and select power and voltage levels for gates and signals. The read/write registers occupy addresses 6.11, 16.19, and 32.

Reserved registers in the range 12..15, 20..31, and 33..63 must appear to be read/only registers with a zero value. An attempt to write these registers may cause a normal or an error response.

Reserved registers in the range 64..2¹⁶·1 may be implemented either as read/only registers with a zero value, or as addresses which cause an error response if reads or writes are attempted.

The format of the registers is described in the table below. The octlet is the Cerberus address of the register; bits indicate the position of the field in a register. The value indicated is the hard-wired value in the register for a read/only register, and is the value to which the register is initialized upon a reset for a read/write register. If a reset does not initialize the field, a value, or if initialization is not required by this specification, a splaced in or appended to the value field. The range is the set of legal values to which a read/write register may be set. The interpretation is a brief description of the meaning or utility of the register field; a more comprehensive description follows this table.

ocuet	DIG	newname		ange	
0	6316	architecture			dentifies memory device as
		code	40 a3	V	compliant with MicroUnity Mnemosyne architecture.
		NICAY	49	-	
			e4 1		
	150	architecture	Oxon	**	Device complies with architecture
	· Man	revision	UU	# 0	version 1.0.
octlet	bits	lield name	value	range	interpretation
1		implementor	0x00	40	Identifies Mnemosyne Memory
Λ		implementor code	0x00 40		Identifies Mnemosyne Memory device as implemented by
Q.\\					
Q.C			40		device as implemented by
Q.C			40 a3		device as implemented by
			40 a3 24		device as implemented by
	6316	code code	40 a3 24 6d f3		device as implemented by

Highly Confidential

octlet	bits	field name	value	e range	interpretation
2	6316		0x00		Identifies initial manufacturer of
		code	40.	1	Mnemosyne Memory device
			a3		implemented by MicroUnity.
			92	1	implemented by inforcemity.
			b6	1	
			79	1	
	150	manufacturer	0x01	il —	Manufacturing version 1.0.
		revision	00	1	manadataring version 1.6.
			-		
octlet	bits	field name	value	range	Interpretation
3	6316	serial	0		This device has no serial number
	-	number			capability.
		dynamic	0		This device has no dynamic
		address .		A 40	addressing capability
				10	
octlet	bits	field name		range	
4	6360	A	4	0 15	size of a Mnemosyne address
	5956	log ₂ W «	3	0.45	size of a Mnemosyne word
	5548	C	13		log ₂ of cache capacity in words
			.0880-	5.	
	4740	N.	40	025	number of cache sub-blocks
			*100	5.	(excluding redundant blocks)
•	3936	AND AN	2	0.45	Number of divisions of cache-blocks
	,	7117 CV		V	covered by separate sets of
			. *		redundant blocks. A zero value
			,	-600a	signifies 16 divisions.
	3632	A R	2 4	J. 15	Number of redundant blocks per
			1		Number of redundant blocks per division. A zero value signifies 16
	, G	March 1		\$ V	redundant blocks.
	31. 28	P	12		Number of row and column address
a.4	A.		8	80	interface pins
	2724	K	9		Maximum value by which column
12.4	B**	W			address pin count may be less than
Man.	- 1				row address pin count.
4	2320	E	2		og2 of number of banks of DRAM
					expansion
	1916	ı	2		og ₂ of maximum interleaving level
			-		n DRAM interface.
	150		5		Reserved for definition in later
	- 1	ſ	·	ľ,	revision of Mnemosyne architecture
	L			Ľ	orioion or windinosyne architecture
octlet	bits _	field name	alue i	range	interpretation
5	63.0	k) [Reserved for definition in later
	- 1		ı	ŀ	evision of Mnemosyne architecture
	-				

octlet	bits	field name	value	range	Interpretation
6	63	reset		01	set to invoke device's circuit reset
	62	clear	1	01	set to invoke device's logic clear
	61	selftest	0	01	set to invoke device's selftest: bits
					6048 may indicate depth of selftest
	60	tester		01	set to invoke tester mode
	59	isolate/	0	01	~tester mode: if set, suppress cache
		synch			misses/writebacks.
					tester mode: synch up
	58	source	0	01	~tester mode: set to 0 tester mode: source/analyzer
	57	ECC disable	0	01	disable ECC checking: can be set
					during normal operating mode
	5650	0	0	0 🦗	Reserved for additional mode bits
	4948	module id	0	0/3	Module identifier.
	47	PLL bypass	0 🍇	0.1	Setting this bit causes the PLL to be
			A STORY	D	sypassed; the input clock signal is
		4	10 11	4800	used directly.
	4645	PLL range	0.//	0.4	Reserved for extensions to the PLL
		extension	1000		range control field.
	44	PLL range	0	P 7	Set to 0 if the PLL is operating at a
		. L j * C*	A	10	ow frequency; 1 if the PLL is operating as a high frequency.
	43 40	output slope		0 46	Output slope for DRAM control
	1	control	. "	.10	signals ***
	3936	output slope	0	0.45	Output slope for DRAM address
		/ address	w 4	6.2	signals
	3532	output slope	0,//	Q:15	Output slope for DRAM data signals
	4	data	8		24
;	3129	data SRAM timing extension	0	0	Reserved for additional SRAM timing
1.				0 4	control bits.
M.	/ 28 N	SRAM timing	0	01	Set to 1 to extend SRAM timing by one clock cycle.
No.	2724	ECC seed	0		extend ECC seed value when W > 8
40	2724	extension	ľ	Γ.	exterio 200 seed value when W > 8
	2316	ECC seed	0	0.25	Value to modify ECC code computed
				5	on incoming data. Used to exercise
					ECC detection/correction logic, or to
					write arbitrary patterns into memory.
	158	cidle 0			Value transmitted on idle Hermes
					output channel when output clock
					zero (0).
	70	cidle 1	255		Value transmitted on idle Hermes
	į				output channel when output clock
	ı		Ll		one (1).

					1
octle		field name 🥍	†valu	e rang	einterpretation
7	63	reset/clear	1	01	This bit is set when a reset, clear or
		selftest	1		selftest operation has been
		complete			completed.
	62	reset/clear	1	01	This bit is set when a reset, clear or
		selftest		1,	selftest operation has been
		status	1	ı	completed successfully.
	61	check byte	0	01	This bit is set when a received input
		error	Γ	۲	packet has an incorrect check byte.
	60	address erro	-0	01	This bit is set when a received input
		1	T	Γ	request has an address not present
			1.	1	on the device as configured.
	59	command	0	01	This bit is set when a packet is
		error	ľ	۲۱	received on the Harmos input
		1	1	1	eceived on the Hermes input channel with an improper command.
	58	un-	h	1 Th	This bit is set when an uncorrectable
		correctable	4	1.	error is discovered in memory.
		ECC error	400	W.	and a discovered in memory.
	57	correctable	6	6 4	This bit in set when a correct !!
	٠,	ECC error	M	DAY.	mis bit is set when a correctable error is discovered in memory.
	56	other error	0.4		PRIORIS GISCOVERED IN MEMORY.
		Julie Birot		Name of	This bit is set when other errors not
	5553	0	0		otherwise specified occur.
	5248	PH 401 - 10 - 601	8 .	V	Reserved 🕼
	3240	strength		hin	This read/only lield indicates the drive strength of PMOS devices
		Suchan	J 🔻	I *	drive strength of PMOS devices
	4741	- C 0 0		2000	expressed as a digital binary value.
	40	A 100 M 100 M	∂ >		Reserved
	40	PLL in range	1000	0.1	This bit indicates that the Hermes
	- 4	19 " " " " " " " " " " " " " " " " " " "			input channel clock and the PLL are
	39-30			<i>*</i>	at rates such that the PLL can lock.
1	_ പടി വ്	0	0.		Reserved
	~~~9 4	ECC location		0 Ť	
	20	flag	_		1 if ECC error was in DRAM memory.
<b>N</b>	28	dirty flag		01	Dirty bit if error was in cache memory
	2724	ECC	0	p	extend ECC syndrome value when e
		syndrome			>8
		extension			
	2316	ECC	0	0.:25	Value of syndrome encountered on
		syndrome	1	5	previous correctable or
			$\Box$		uncorrectable ECC error.
	158	raw 0	0	025	Value sampled on Hermes input
			L	5	channel when input clock is zero (0)
	70	raw 1	255	025	Value sampled on Hermes input
				5	channel immediately following
	- 1			. [	sample value in raw 0 register.
	•		_		Togistel.

octlet	bits	field name	value	range	
8.	63.,32	0	þ		Reserved for handling larger address
					spaces.
	310	ECC addr	0		Address at which an ECC error was
		L		2-1	detected.
	h-14-	field a sec			(-tt-1/
octlet 9	bits 6360	field name		range	interpretation  Number of DRAM interleaving levels
3	0000	109214	٢		can be computed as id = 2log2id.
	5956	expand	0		Number of DRAM banks.
	5552	r			Number of bits in DRAM row address
	5148	c	<u> </u>		Number of bits in DRAM column
	0110	"	ľ		address .
	4740	t1	0		Address set up time relative to RAS
	3932	t2	Ō		Address held time after RAS
	3124	t3			Address set up time relative to CAS
	2316	t4			CAS pulse width
	158	t5 ♦	0	0.45	age mode cycle time is t3+t4+t5.
				and the same	Page mode cycle time is t3+t4+t5, Page mode CAS precharge is t3+t5
	70	t6 🛝 🔪	0 🦟	0.15	BAS precharge is 16+t1
			W.	rande	
octlet 10	bits 6356	field name	value	range	interpretation CAS to BAS set up for refresh cycle.
10	0350				t7 >=t 10 ensure RAS precharge is
	4				met.
	5548	/ 18	0	0.45	Time data bus occupied from end of
		14/10	*		CAŠ low
	4740	t9	0	0.45	Time output data on bus from start of
	, C	J. Marie			t3//_**/
4	3932	t10	O_		nterval between two address bus
	31		e e		transitions
No.	31 4	refresh enable	U	U1 [™]	If set, generate refresh cycles.
THE WAY	3024	▼ enable t11	ō	0 12	Interval between refresh cycles.
100	VV24	.,,	۲ ا	712	interval between reflesh cycles.
	230	0	0	Ö	Reserved
			·		
octlet	bits	field name		range	interpretation
1115	630	0	0	0	Reserved

			. :	,	** Bc
octlet	bits	field name 👫	value	range	interpretation
16 ·		Control		Р	Set global power and voltage swing levels.
	5548			Б.	Set power and voltage swing levels in I/O circuits.
		1 .		5	Set power and voltage swing levels in clock distribution circuits.
			0xc2	025 5	Set power and voltage swing levels in clock distribution discusts.
	3126	0	0		Reserved
		digital skew cik			Set number of skew delay circuits to insert in output HoC.
		digital skew bit 7		-40	Set number of skew delay circuits to insert in output H67
		digital skew bit 6		1	Set number of skew delay circuits to insert in output 1:166.
		digital skew bit 5	60 10	4000	Set number of skew delay circuits to assert in output Ho5.
		digital skew bit 4		. 2	Set number of skew delay circuits to need in output H04.
		digital skew bit 3	No.	18	Set number of skew delay circuits to nsert in output Ho3.
	v.	digital skew bit 2			Bet number of skew delay circuits to psent in output Flo2.
		digital skew bit 1		Allthough	Set number of skew delay circuits to neert in output Ho1.
	`	digital skew bit 0	A STATE OF	. W. i	Set number of skew delay circuits to nsert in output Ho0.
Ø.	7.0	analog skew clk	Jxc2	25	Set power and voltage swing levels a HoC skew delay circuits.
- A N		N North	200	100	w

octlet	bits	field na	me	value	range	interpretation
17	6356		skew	0xc2	025	Set power and voltage swing levels
		bit '				in Ho7 skew delay circuits.
	5548			0xc2		Set power and voltage swing levels
	47.40	bit		0 0		in Ho6 skew delay circuits.
	4740	analog s		UXC2		Set power and voltage swing levels in Ho5 skew delay circuits.
	30 32			Ove2		Set power and voltage swing levels
	0502	bit 4	1	٥٨٥٤	5	in Ho4 skew delay circuits.
	3124	analog s	skew	0xc2		Set power and voltage swing levels
		bit :				in Ho3 skew delay circuits.
	2316			0xc2		Set power and voltage swing levels
		bit 2				in Ho2 skew delay circuits.
	158			0xc2	025	Set power and voltage swing levels
		bit 1				in Hot skew detay circuits.
	70	analog s bit (			25	Set power and voltage swing levels in Hou skew delay circuits.
				Service Services		
octlet	bits	field na	me®	value	range	interpretation
18	6356	SRAM	pipe	0xc2	025	interpretation Set power and voltage swing levels
		- 41	San colles.	W	Own.	AN PIPERINE CITCUITS.
	5548	DRAM	data	0%62	025	Set power and voltage swing levels
	47.,40	DRA		avae	0.06	n DRAM data circuits. Set power and wortage swing levels
	4740	addre	1		5	in DRAM address circuits.
	3932					Set power and voltage swing levels
		indica	tor.	(A)		in Pil in-range detector circuite
	3124	PLL ph	ase	0xc2	0.25	Set power and voltage swing levels
	8					
	23.16	forwa	rd 🧪	0xc2	0.25	Set power and voltage swing levels
		2 logi	C ₩ 1	- A	5/11/12	in packet forwarding logic circuits.
1	15.8	Torward	PLA	øxc2	U25	Set power and voltage swing levels in packet forwarding PLA.
	70	tostoni		0202		Set power and voltage swing levels
W, "	70	rester i	ugic	UXUZ		in tester logic circuits

octlet	bits	field name 11	-Frate		interpretation
19	6356	toetor DI A	Ovo	oh os	Set power and voltage swing levels
,,,				5	in tester PLA.
	5548		Oxc:	2025	Set power and voltage swing levels
		RAMs		5	in 2-port RAM circuits.
	4740	big PLA	0xc2	025	Set power and voltage swing levels
			1	5	in big PLAs.
	3932	small PLA	0xc2	2025	Set power and voltage swing levels
			1	5	in small PLAs.
	3124	pipeline	0xc2	025	Set power and voltage swing levels
		interface		15	in pipeline interface circuits
	2316	other logic 2	Oxc2	025	Set power and voltage swing levels
				5	in other logic circuits.
	158	other logic 1	Oxc2	0. 25	Set power and voltage swing levels
			٠,٠٠.	5/	in other lagic circuits.
	70	other logic 0	0xc2	25	Set power and voltage swing levels a other logic sircuits.
			all the	5	in other logic arcuits
			10 10	4	
octlet	bits	field name		range	
2031	630	0	0		Reserved.
octlet	bits	field name	value	ange	pterpretation
32		redundant 0	h		Enable and address for redundant
			)		block 0 (partition 0)
	5548	redundant 1	n 🐇		Enable and address for redundant
				5 4	block 1 (partition 0)
	4740	redundant 2	à.	0	Enable and address for redundant
		- Countaint		<b>2</b> 7	block (partition 1)
	3932	redundant 3	0		
	×	reduitant 3	<b>%</b>	6.20	Enable and address for redundant block (partition 1)
	31.0	0 0	0		
, 1					Reserved for use with additional redundant blocks.
-61	~ 4		N. Contraction	- 19	redutidant blocks.
octlet	bits	field name	value	range	interpretation
33,.63	630	0	0		Reserved for use with additional
		·			redundant blocks.
					Siodilo.
octlet	bits		value	range	interpretation
64	630	0	0	0	Reserved for use with later revisions
65536	L				of the architecture.
		confi	gurat	ion m	emory space
					MU 0023425

### Identification Registers

The identification registers in octlets 0..3 comply with the requirements of the Cerberus architecture.

MicroUnity's company identifier is: 0000 0000 0000 0010 1100 0101.

MicroUnity's architecture code for Mnemosyne is specified by the following table:

Internal code name	Code number
Mnemosyne	0x00 40 a3 49 d2 e4

Mnemosyne architecture revisions are specified by the following table:

Internal code name	Code number	
1.0	0x01 00	4 1300

MicroUnity's Mnemosyne implementor codes are specified by the following table:

Internal code name	Code number
MicroUnity	0x00,40 a3 24 6d f3

MicroUnity's Mnemosyne, as implemented by MicroUnity, uses implementation codes as specified by the following table

Interna	code na	me F	levision nu	maber
1.0	CA."	Q	X01 00	
200				
60			0.32	# 9x
1111	600		. 194	11/10/19

MicroUnity's Mnemosyne, as implemented by MicroUnity, uses manufacturer codes as specified by the following table

A. A. A. W.	A STATE OF THE STA		
Internal co	de name	Code number	
Hollers 🤏	All Should	0x00 40 a3 92 b6 79	

MicroUnity's Mnemosyne, as implemented by MicroUnity, and manufactured by the Rollers, uses manufacturer revisions as specified by the following table:

Internal code name	Code number
1.0	0x01 00

MU 0023426

#### Architecture Description Registers

The architecture description registers in octlets 4 and 5 comply with the Cerberus and Hermes specifications and contain a machine-readable version of the architecture parameters: A, W, C, N, D, R, P, K, E, and I described in this document.

#### Control Register

2 %

The control register is a 64-bit register with both read and write access. It is altered only by Cerberus accesses; Mnemosyne does not alter the values written to this register.

The reset bit of the control register complies with the Cerberus specification and provides the ability to reset an individual Mnemosyne device in a system. Setting this bit is equivalent to a power-on reset or a broadcast Cerberus reset (low level on SD for 33 cycles) and resets configuration registers to their power-on values, which is an operating state that consumes minimal current. As the completion of the reset operation, the reset/clear/selftest complete bit of the status register is set, and the reset/clear/selftest status bit of the status registeries is set.

The clear bit of the control register complies with the Cerberus specification and provides the ability to clear the logic of an individual Minemosyne device in a system. Setting this bit causes all internal high bandwidth logic to be reset, as is required after reconfiguring power and swips levels. At the completion of the reset operation, the reset/clear/settiest complete bit of the status register is set, and the reset/clear/settiest status bit of the status register is set.

The selftest bit of the control register complies with the Cerberus specification and provides the ability to invoke a selftest on an individual Mnemosyne device in a system. However, Mnemosyne does not define a selftest mechanism at this time, so setting this bit will himmediately selftest selftest scomplete bit and the reset/clear/selftest status bit of the status register.

The tester bit of the control register provides the ability to use a Mnemosyne part as a component of a high bandwidth (et a system for a Mnemosyne or other part using the high bandwidth Hermes, channel. In normal operation this bit must be cleared. When, the tester bit is set, Mnemosyne is configured as either a signal source or signal analyzer depending in the setting of the source bit of the control register. Four Mnemosyne parts are signaled to perform the signal source or signal analyzer function. When the isolate/synch bit is set, a synchronization partners transmitted on the Hermes output channel and received on the Hermes input channel to synchronize the cascade of four Mnemosynes; the isolate/synch bits must be turned off starting at the end of the cascade to properly terminate the synchronization operation.

When not in tester mode, the isolate/synch bit of the control register is used to initialize the SRAM cache and perform functional testing of the SRAM cache. This bit must be cleared in normal operation. Setting this bit and setting the ECC disable bit of the control register suppresses cache misses and dirty cache line writebacks, so that the contents of the SRAM cache can be tested as if it were simple SRAM memory. A read-allocate command returns the octlet data from the SRAM cache entry that would be used to cache the requested location. the data is unconditionally returned, regardless of the contents of the tag, dirty and ECC fields of the SRAM cache entry. A read-noallocate command returns an octlet in the following format:

**Highly Confidential** 

63 62 61 60	48 47		8 7	0
d 0 t	ag	undefined		ECC
1 2	13	40		8

A write-allocate command writes the octlet data, along with the dirty bit set, the tag corresponding to the requested location, and valid ECC data into the SRAM cache entry that would be used to cache the requested location. A write-noallocate command writes the octlet data, along with the dirty bit cleared, the tag corresponding to the requested location, and ECC data as if the dirty bit was set, into the SRAM cache entry that would be used to cache the requested location. The ECC seed field of the control register can be set to after the ECC data that would otherwise be written to the SRAM cache entry, to write completely arbitrary patterns, or to write patterns in which the dirty bit is cleared and the ECC data is value.

The ECC disable bit of the control register cause Mnemowne to ignore ECC errors in the SRAM cache and in the DRAM memory, this bit may be set during normal operation of Mnemosyne.

The module id field of the control register sets the module address for Mnemosyne. The module address defines which one of four module addresses Mnemosyne will select to answer to read and write requests.

Setting the PLL bypass bit of the control register causes the internal clocking of the high-bandwidth logic to operate off the input clock directly. This bit is cleared during normal operations.

The PLL range field of the control register is used to select an operating range for the internal PLL. A three bit field is reserved for this function, of which one bit is currently defined; if the PLI range is set to zeto the PLL will operate at a low frequency (below 0.xxx, GHz), if the PLL range is set to one, the PLL will operate at a high frequency (above 0.xxx GHz).

The output stope fields of the control, register set the slew rate for the TTL output used for DRAM control, address and data signals, as detailed in a following section.

Mnemosyne uses a sufficiently high-frequency clock that internal SRAM timing can be controlled by synchronous logic, rather than asynchronous or self-timed logic. Internal SRAM, timing may be controlled by loading values into configuration registers. The current specification reserves four bits for control of SRAM timing; one is currently used.

The SRAM timing bit is normally cleared, providing internal SRAM cycle time of 4 clock cycles. Setting the SRAM timing bit extends the cycle time to 5 clock cycles.

The ECC seed field of the control register provides a mechanism to cause ECC errors and thus test the ECC circuits. The field reserves 12 bits for this purpose, 8 bits are used in the current implementation. The field must be set to zero for

normal operation. The value of the field is xor'ed against the ECC value normally computed for write operation.

The cidle 0 and cidle 1 fields of the control register provide a mechanism to repeatedly sent simple patterns on the Hermes output channel for purposes of testing and skew adjustment. For normal operation, the cidle 0 field must be set to zero (0), and the cidle 1 field must be set to all ones (255).

Status Register

MU 0023429

The status register is a 64-bit register with both read and write access, though the only legal value which may be written is a zero, to clear the register. The result of writing a non-zero value is not specified.

The reset/clear/selftest complete bit be the status register complies with the Cerberus specification and is set upon the completion of a reset, clear or selftest operation as described above.

The reset/clear/selftest status bit of the status register complies with the Cerberus specification and is set upon the success of completion of a reset, clear or selftest operation as described above.

The check byte error bit of the status register is set when a received input packet has an incorrect check byte. The packet is otherwise ignored or forwarded to the Hermes output channel, and an error response packet as generated.

The address error bir of the status register is ser when a received input request packet has an address which is not present on the device as currently configured. An error response packet is generated.

The command error bit of the status register as set when a packet is received on the Hermes input channel with an improper command, such as a read, write or error response packet.

The incorrectable ECC error bit of the status register is set on the first occurrence of an uncorrectable ECC error in either the SRAM cache or the DRAM memory. The ECC location flag is set or cleared, indicating whether the error was in the cache memory (cleared, 0) or the DRAM memory (set, 1). The ECC syndrome field of the status register is loaded with the syndrome of the data for which the error was detected. The ECC addr register is loaded with the address of the data at which the error was detected. An error response packet is generated. Once one uncorrectable ECC error is detected, no further correctable or uncorrectable ECC errors are reported in the status register until this error is cleared by writing a zero value into the status register.

The correctable ECC error bit of the status register is set on the first occurrence of a correctable ECC error in either the SRAM cache or the DRAM memory, provided an uncorrectable ECC error has not already been reported. The ECC location flag is set or cleared, indicating whether the error was in the cache memory (cleared, 0) or the DRAM memory (set, 1). The dirty flag indicates, for an

For evaluation only

- 217_-

microunity confidential

error in the cache memory, the value of the dirty bit. The ECC syndrome field of the status register is loaded with the syndrome of the data for which the error was detected. The ECC addr register is loaded with the address of the data at which the error was detected. Once one uncorrectable ECC error is detected, no further correctable ECC errors are reported in the status register until this error is cleared by writing a zero value into the status register. The occurrence of this error will cause a response packet to be generated with a "stomped" check byte pattern, but is not explicitly reported with an error response packet.

The other error bit of the status register is set when errors not otherwise specified occur. There are no errors of this class reported by the current implementation.

The PMOS drive strength field of the status register is read/only field that indicates the drive strength, or conductance gain the PMOS devices on the Mnemosyne chip, expressed as a digital binary value. This field is used to calibrate the power and voltage level configuration gaven variations in process characteristics of individual devices. The interpretation of the field is given by the table:

value	PMOS drive strength
0	Reserved A Company of the Company of
1	0.1*nominal
2	0.2*nominal
3	0.3 nominal .
4	0.4 nominal
5 🎕	0.5*nominal ( )
6 *	0.6 nominal 0.6 nominal
7	0.7*nominal
8	0.8*nominal
9	0.9*nominal
10	nomina
	1.1 nominal
	12 nominal
» 13 N	∦3*nominal ×
14	1.4*nominal
15	1.5*nominal

The PLL in range bit of the status register indicates that the Hermes input channel clock and the PLL oscillator are running at sufficiently similar rates such that the PLL can lock. This bit is used to verify or calibrate the settings of the PLL range field of the control register.

The ECC location flag bit of the status register, described above, indicates the location of an uncorrectable ECC error of a correctable ECC error. If the bit is set, the error was located in the DRAM memory, if the bit is clear, the error was located in the SRAM cache memory.

Ac 174

The dirty flag bit of the status register, described above, exhibits the dirty bit read from cache memory that results in an uncorrectable ECC error or correctable ECC error. The value is undefined if the currently reported ECC error was read from DRAM memory.

The ECC syndrome field of the status register, described above, exhibits the syndrome of an uncorrectable ECC error or correctable ECC error. A 12-bit field is reserved for this purpose; the current implementation uses eight bits of the field. The values in this field are implementation-dependent.

ECC syndrome values representing single-bit errors for implementation are detailed by the following table. Entries of the representation are obtained by the following table. Entries of the representation are uncorrectable errors involving two or more bits.

		8	8	A VIII	The same	40	
7	6	.5***	4	3.0	-2	#1	0
128	64	32	16	88	4	2	1
127	124	122	121	118	117	115	112
158	157	155	152	75	148	146	145
174	173	1770	168	167	164	162	161
191	188	186	185	182	181	179	176
206	₹2 <b>9</b> 5°	<b>≈203</b> ∢	200	199	196	194	193
223	220	218	217	214	213	211	208
239	<b>236</b>	234	233	230	229	227	224
254₹	253	25A	248	247	244	242	241
	*	1 ×	*	**	99	*	*
<b>62</b>	61	59₩	*	A* W	ş *	*	*
94	<b>9</b> 3	<b>/</b> 91	88	87.	84	82	81
	2000	•	Pm.	A		98	97
and the same		# W	_4/>	, ,			100
	127 158 174 191 206 223 239 254	127 124 158 457 174 178 191 188 206 295 228 220 239 236 254 259 62 61 94 93	127 124 §22 158 \$56 158 174 178 179 191 188 186 206 299 203 228 220 218 239 236 234 254 255 254 62 61 59 94 93 991	128 64 38 16 127 124	7 6 5 4 3 8 8 127 124 138 158 457 158 152 158 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 167 168 168 168 168 168 168 168 168 168 168	7 6 5 4 2 2 128 64 32 2 127 128 64 32 15 18 8 4 43 127 127 127 128 157 158 157 158 157 158 157 158 157 158 157 158 157 158 157 158 157 158 157 158 158 158 158 158 158 158 158 158 158	7 6 5 4 3 2 1 128 64 32 16 8 4 4 2 127 124 122 124 118 117 115 158 56 155 152 15 148 117 115 174 178 164 165 167 464 162 191 188 196 185 182 181 179 206 295 203 200 193 196 194 228 220 216 37 244 213 211 239 236 234 233 230 229 227 254 253 254 248 247 244 242 28 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

The raw 0 and raw 1 fields of the states register contain the values obtained from two adjacent samples of the Hermes input channel. The raw 0 field contains a value obtained when the input clock was zero (0), and the raw 1 field contains the galue obtained on the immediately following sample, when the input clock was (1). Mnemosyne must ensure that reading the status register produces two adjacent samples, regardless of the timing of the status register read operation on Cerberus. These fields are read for purposes of testing and control of skew in the Hermes channel.

#### ECC Address Register

MU 0023431

The ECC addr register indicates the address at which an uncorrectable ECC error or correctable ECC error has occurred. Bits 63..2P+E of the ECC addr register are reserved; they read as 0. If the ECC location flag bit of the status register is zero, the ECC addr register contains the cache address in bits C-1..0, and the uncorrected cache tag in bits 2P+E-1..C.

#### DRAM Address Mapping

Mnemosyne may interleave up to  $2^{\rm I}$  DRAM accesses in order to provide for continuous access of the DRAM memory system at the maximum bandwidth of the DRAM data pins. At any point in time, while some memory devices are engaged in row precharge, others may be driving or receiving data, and others may be receiving row or column addresses. In order to maximize the utility of this interleaving, the logical memory address bits which select the DRAM bank are the least-significant bits.

A logical memory address determines which bank of DRAM is accessed, the row and column of such an access, and which interleave set is accessed. The diagram below shows the ordering of such fields in a general DRAM configuration; the bit addresses and field sizes shown are for a four-byte logical memory address and a two-way interleaved configuration of 1M word DRAM devices.


31	22 21 20	14 10	§ 1 0
	) sel	tow c	ol int
7	1	2 10 2	0 1

An access request which is devoted to contain the same values in the select, row, and int fields as a currently active request is queued until the completion of the active request, at which time the second-request may be handled using a page mode access. This mechanism helps to maintain high bandwidth access even when the requests may not be perfectly interleaved, and provides for lower latency access in the event that the address strain is sufficiently local to take advantage of page mode, access.


Mnemosyne devices may be ascaded for additional capacity, using the ma field in the packet formats. The memory controller must make the mapping between a contiguous didgress space and each of the separate address spaces made available within each Mnemosyne device. For maximum performance, the memory controller should also interleave such address spaces so that references to adjacent addresses are handled by different devices.

### DRAM Timing Control


An internal state machine uses configurable settings to generate event timing, to accommodate DRAM performance variations. The timing of DRAM read cycles to a single DRAM bank is shown below:




The timing of DRAM write cycles to a single DRAM bank is shown below:



The timing of a read cycle followed by a write cycle to a single DRAM bank is shown below:



The timing of a refresh cycle to a single DRAM bank is shown below:



The time intervals shown in the figures above control the following events:

interval	units	meaning				
t1	4	Row address set up time relative to RAS.				
t2	4	Row address hold time after RAS.				
t3	4	Column address set up time relative to CAS.				
t4	4	CAS pulse width. The data bus is sampled for a read cycle at the end of t4.				
t5	4	Page mode cycle time is t3+t4+t5. Page mode CAS precharge is t3+t5.				
t6	4	RAS precharge is t6+t1.				
t7	4	CAS to RAS set up for refresh cycle 17 >2t1 to ensure RAS precharge is met.				
t8	4	Time data bus assumed to be controlled (by DRAM) after end of CAS low (eproof (4) draing read syste. During 18, Mnemosyne will-flut drive CAS fow or a read from another DRAM bank or starts write syste to another DRAM bank.				
t9	4	Time data bus driven (by Mnemosyne) from column address drive (starter i3) during write cycle. During t9, Mneriosyne will not drive CAS low for a read from another DRAM bank, or start a write cycle to another DRAM bank.				
t10	4	Interval between two address bus transitions. During t10, Whernesyne will not change the address bus of another DRAM bank. This limits the noise generated by slewing the TI address bussignals.				
t11	1024	Interval between refresh cycles.				


Additional DRAM operations may be requested before the corresponding DRAM bank is available and are placed in a queue until they can be processed. Mnemosyne will queue DRAM write with lower priority than DRAM reads, unless are attempt is made to read an address that is queued for a write operation. In such a case DRAM writes are processed until the matching address is written. Whenosyne may make an implementation-dependent pessimistic guess that such a conflict occurs, using a subset of the DRAM address to detect conflicts. The number of DRAM writes which are queued is implementation-dependent.

Mnemosyne uses one address bus for each interleave because dynamic power and noise is reduced by dividing the capacitance load of the DRAM address pins into four parts and only driving one-fourth of the load at a time. A timer (10) prevents two address transitions from occurring too close together, to prevent power and noise on each address bus from having an additive effect. In addition, the loading of the already divided RAS, CAS, and WE signals is closer to the loading on the A signal when the address bus is also divided, reducing effects of capacitance loading on signal skew.

#### Power, Swing, Skew and Slew Calibration

Mnemosyne uses a set of configuration registers to control the power and voltage levels used for internal high-bandwidth logic and SRAM memory, to control skew in the output byte-channel, and to control skew rates in the TTL output circuits of the DRAM interface. The details of programming these registers are described below.

Eight-bit fields separately control the power and voltage levels used in a portion of the Mnemosyne circuitry. Each such field contains configuration data in the following format:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation *
OV 🦽	0.1	For global setting control if set,
P. 10.	*	turns off current sources in order to
	(3)	protect/logic from damage during charges to voltage and resistor
100		settings. This bit must be set prior to
	V ,	changing settings and cleared
	~ ^	afterwards For local setting control,
Z-17	$\cap$	If set, overfide these local settings by the global settings.
/ lvl	6.7	Set voltage swing level.
res	0.,15	Set resistor load value.

Power and swing control field interpretation

Nalues and interpretations of the lvl field are given by the following table:

voltage swing level

Voltage swing level control field interpretation

Values and interpretations of the res field are given by the following table: :-

	0 ,
value	resistor load value
. 0	Reserved
1	
2	
3	
4	
5	
6	
. 7	
8 ·	
9	And the second
10	
11	
12	
13	
14	All
15	
loac	d value control field interpretation

When Mnemosyne is reset, a details value of 0 is ligaded into each ov field, xxx in each cur field and xxx in each res field.

MU 0023437

The digital skew fields set the number of delay stages inserted in the output path of the HoC and the Ho7..0 high-bandwidth output channel signals. Setting these fields, as well as the corresponding analog skew fields, permits a fine level of control over the relative skew between output channel signals. Nominal values for the output delay for various values of the digital skew and analog skew fields are given below:

			-
digital skew	analog skew	delay (ps)	
0	any	0	- S
1	A ⁴⁵	135 💩	T)
	_ B	155	W. A.
	С	175	
	D	, 195≈	
		215	41
2	A	220	A.
	B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B    B     B     B     B     B     B     B     B     B     B     B    B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B     B	260	×
- S	C.	300	
4	100 De 100	340	
100	A PE	380	
	- A	330	→
* 4 N *	3 /6	390	
J" (N		450	
	T E	570	1
	A 6	# V 310	J

When Mnemosyne is reset a default value of 0 is loaded into the digital skew fields, setting a minimum output delay for the HoC and Ho7..0 signals.

⁴⁵We need to get the right values for the analog skew setting to get these nominal values.

The output slope fields of the control register set the slew rate for the TTL outputs used for DRAM control, address and data signals, according to the following table:


setting	slew rate	(V/ns) for	slew rate (V/ns) for		
1 -	control, address signals		data signals		
1		I tallian	Gaia 3	ignais	
	rising	falling	rising	falling	
0					
1			1	Α	
2				. 37	
3					
4				- V V V	
			A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
5			. 0	-	
6		á	1	1.	
7		100			
8		100	<b>*</b> * * * * * * * * * * * * * * * * * *	9	
9		1111			
10		18 400			
11	4	Jan Charles		A.	
12		The same of the sa	( ) V	*	
13	A	product of			
14		VA		*	
15	( 1 ) A				

## SRAM Redundancy Mapping

Mnemosyne uses a configurable set of redundant physical memory blocks to enhance the manufacturability of the cache memory. A systematic method for determining the proper configuration is described below.

MU 0023439

To help clarify the following description, the figure below shows the logical arrangement of the physical memory blocks in the SRAM cache of MicroUnity's first Mnemosyne implementation. There are 40 physical memory blocks, each containing 2048 x 9 bits of data. The 40 blocks are divided into 4 banks of 10 blocks each. The 40 blocks are also divided into 2 partitions of 20 blocks each, and for each partition, there are two redundant memory blocks which can be configured to substitute for any of the 20 blocks in that partition. The 40 blocks are also divided up into 5 ranks, containing 8 blocks each, where each rank contains a distinct portion of a cache line. A cache line contains eight bytes of data, a 13-bit tag, a dirty bit, four unused bits, and an 8-bit ECC field.



Each redundant x field, where x is in the range 0..D*R-1, controls the enabling and mapping address for a single redundant block. Starting at Cerberus address 32 and bits 63..56, each successive byte controls a redundant block, covering each redundant blocks in partition 0, and then in successive bytes, blocks for additional partitions. In other words, the redundant x field is located at Cerberus address  $32+\frac{12}{8}$ , bits 63-(x mod 8)..56-(x mod 8), and specifies the redundant mapping for

block (x mod R), of redundant partition  $\bigcup_{R}^{x}$ . The format of each redundant x field

is detailed in the following figure, with bit field sizes shown for MicroUnity's first implementation:

	7	6	5 4		21	0
1	en	0		ra	7	ba
	1	2		3		2
		redun	dant	block o	ontro	le

The range of valid values and the interpretation of the fields is given by the following table:

field	bits	value	interpretation / N
en	1	01	If set, use this redundant block to replace a physical memory block.
L°	7+Jlog ₂ ( <del>D</del> )	0	Pad control field to a byte
ra	-Jog ₂ ( <del>D</del> )	0 <del>n</del> -1	Replace physical memory block at rank ra with the regundant block.
ba	log ₂ (N/n)	$O(\frac{N}{n})$	Replace physical memory block at bank <b>ba</b> with the redundant block.

Current and voltage control field interpretation

Redundancy is configured by first testing the SRAM cache with the isolate/synch bit if the control replacer schemal all facting and is delay set to zero, and then again with each redundancy in field set to YRAK mod RR. the results of the testing should indicate the location of all valuers in the primary physical memory blocks and the redundant blocks. Then, each, of the tailed primary blocks is replaced with a working redundant block by setting the indundant x fields as required.

In order to map the stidess and bit identities of failures to physical block failures, the internal arguingement of bits and fields morbilocks must be elaborated. First, a Mnemosyne memory address is divided into four parts according to the following figure, with bit field sizes shown for MicroUnity's first implementation:

/% <u>\%</u>	1 26	25	13 12	1 2
K L	0	tag	ca	ba
	6	13	11	2
		Mnemosyne cache a	ddress layout	

The interpretation of the fields is given by the following table:

field	bits	interpretation
0	8A-2P-E	Must be zero
tag	t	These bits are stored into the cache on a write operation and compared against bits read from the cache on a read operation.
ca	C-log ₂ (N/n)	These bits are applied to the physical memory block to select a single SRAM cache word.
ba	log ₂ (N/n)	These bits are used to select one of N banks of physical memory blocks.

Mnemosyne cache address field interpretation

For each cache address and cache bank, the of information, containing a cache tag, the cache data, and a dire bit a stored. The internal arrangement of these fields is as shown in the following tigure, with bit field sizes shown for MicroUnity's first implementation:

90 83 82	18	17 1	6 13	12 0
ECC	data 🖊 🔪 🥒	d	u	tag
8	64/	1	4	13
	Mnemosyne cache line layout for MicroUnity first implementation			

The interpretation of the fields is given by the following table:

		290 M X X	
	field	bits 🔪 🥓	interpretation.
	ECC	e	ECC bits used to correct single bit errors and detect multiple-bit errors.
Ø	data	8W	Data bits contain the visible cache
ς.	A	9	data, as it appears in the packets.
N.	∕ d 🦠	1	Dirty bit: indicates that the cache
ø,			line needs to be written to DRAM
			memory on a miss.
	u	S*n-e-8W-1-t	Unused bits pad cache line to even
			number of physical memory blocks.
	tag	t	Tag bits identify a Mnemosyne
i			logical address for this cache line.

Mnemosyne cache line field interpretation

From the tables above, for each failure identified in the cache SRAM, a physical memory bank number, ba, can be identified from the Mnemosyne address, and a bit position, bi, can be identified from the Mnemosyne cache line layout. The bit position specifies a physical memory partition number, pa, according to the following formula:

$$pa = \int \frac{bi \mod s \cdot D}{a}$$

The bit position also identifies a physical memory block rank, ra, according to the following formula:




So concert a failure in the cache SRAM, one of the working redundant blocks in the partition pa must be configured by setting a redundant x field, where x is in the range pa*D+D-1.pa*D, to the value:

1 0 ra ba 1 2 3 2 redundant block controls	2 1 0	2 1		5 4	6	_7	
1 2 3 2	ba	ba	ra		0	7	
redundant block controls	2	2	3		2	1	
	k controls	controls	block	ındant	redu		

MU 0023443

### Multiple Memory Chips

Up to four Mnemosyne memory devices may be cascaded to form effectively larger memories. The cascade of memory devices will have the same bandwidth as a single memory chip, but more latency.



Packets are explicitly addressed to a particular Mnemosyne desice; any packet received on a device's input channel which specifies another module address is automatically passed on via its output channel. This mechanism provides for the serial interconnection of Mnemosyne devices into strings, which function identically to a single Mnemosyne, except that a Mnemosyne string has larger memory capacity and longer response attency.

All devices in a cascade must have the same values for A and W parameters, in order that each part may properly interpret packet boundaries.

## Response Packet Timin

MU 0023444

In general, a received packet which is interpreted as a command causes a response packet to be generated. The fatency between the end of the request packet and the beginning of the response packet is affected by the processing and forwarding of other packets by the presence or absence of the requested word in the cache, by the setting of the RRAM and DRAM maning generators, by the presence of queued DRAM write and read requests, as well as other non-configurable and implementation-dependent device parameters.

With full knowledge of the cache state configurable parameters and implementation dependent characteristics, memory controller may completely model the latency of responses. However, dependence on such characteristics is not recommended, except to testing and characterization purposes.

SPAM accesses, DRAM accesses, and forwarded packets typically have differing latency before a response or forwarded packet is generated at the Hermes output channel, so that certain combinations would imply that two output packets would need to overlap. In such a case, Mnemosyne will buffer the later output packet until such time as it can be transmitted. However, the number of requests that can be buffered is strictly limited to eight (the number of identification numbers) per Mnemosyne device. It is the responsibility of the issuer of command packets to ensure the number of outstanding packets never exceeds the limits of the buffer. Mnemosyne may use non-fair scheduling for forwarded packets to avoid buffer overflow conditions.

The use of DRAM page mode accesses and interleaving requires knowledge of the relationship between a pair of transactions. Therefore, additional DRAM requests per interleave level may be transmitted before the time at which the DRAM controller may perform the request. These additional requests are queued and the

corresponding response packet is generated at a time controlled by the DRAM timing generator. DRAM interleaves are serviced in an implementation-dependent fashion to ensure starvation-free scheduling.

RECEDENCE OF THE RESERVE

MU 0023445

# <u>Calliope Interface Architecture</u>

Portions of this section has been temporarily removed to a separate document: "Calliope Interface Architecture," though it is still a mandatory area of the Terpsichore System Architecture.

MicroUnity's Calliope interface architecture is designed for ultra-high bandwidth systems. The architecture integrates fast communication channels with SRAM buffer memory and interfaces to standard analog channels.

The Calliope interfaces include byte-wide input and output channels intended to operate at rates of at least 1 GHz. These channels provide a packet communication link to synchronous SRAM memory on chip and a controller for interfaces to analog channels. Calliope provides analog interfaces for MicroUnity's Terpsichore system architecture. However, Calliope is useful in many interface applications.

Calliope's interface protocol embeds read and write operations to a single memory space into packets containing command address data, and acknowledgement. The packets include check codes that will detect single by fransmission errors and multiple-bit errors with high probability. As many as eight, operations in each device may be in progress at a time. As many as four Calliope devices may be cascaded to expand the outler and shade anterfaces.

## Architecture Framewor

The Calliope architecture builds upon MicroUnity's Hermes high-bandwidth channel architecture and upon MicroUnity's Cerberus serial bus architecture, and complies with the requirements of Hermes and Cerberus. Calliope uses parameters A and Was defined by Hermes.

The Calliope architecture defines a compatible framework for a family of implementations with a range of capabilities. The following implementation-defined parameters are used in the rest of the document in boldface. The value indicated is for Micro'llnity's first Calliope implementation.

2 . 4

Param eter	Interpretation	Value	Range of legal values
С	log ₂ logical memory words in SRAM buffer	11	<b>C</b> ≥ 1
AI	number of AI audio inputs	- 1	AI ≤ 3
AO	number of AO audio outputs	1	AO ≤ 3
PO,	number of PO phone outputs and PI phone inputs	1	PO F PI PO ≤ 3
VI	number of VI video inputs	14	VI 93/.
VO	number of VO video outputs	4	VO ≤3.
IR, II	number of IR infrared outputs	O	IR ≠ II, IR ≤ 3
SO, SI	number of SO smartcard outputs and SI smartcard inputs	1	<b>SO</b> = <b>SI</b> , <b>SO</b> ≤ 3
EQ,	number of EQ equalizers and CI cable inputs	O	EQ ≤ CI, EQ ≤ 3
CO	number of GO cable outputs	2	CO \$ 3
QPSK	number of QPSK cable inputs		QPSK≤3

# Interfaces and Block Diagram

Calliope uses two Herness unidirectional, byte-wide, differential, packet-oriented data channels for us main, high-bandwidth interface between a memory control unit and Calliope's memory. This interface is designed to be cascadeable, with the output of a Calliope chip conjected to the input of another, to expand the interface resources that can be reached in a single set of data channels. An external memory control unit is in complete control of the selection and timing of operations within Calliope and in complete control of the timing and content of internation on the high-bandwidth interfaces.

A Cerberus bit-serial interface provides access to configuration, diagnostic and tester information, using TTL signal levels at a moderate data rate.


Nearly all Calliope circuits use a single power supply voltage, nominally at 3.3 Volts (5% tolerance). A second voltage of 5.0 Volts (5% tolerance) is used only for TTL interface circuits. Power dissipation is TBD. Initial packaging is TAB (Tape Automated Bonding).

Pin assignments are to be defined: there are 174 signal pins and 466 pins for 3.3V power, 5.0V power and substrate, for a total of 640 pins.

MU 0023447

count	pin	meaning
18	HiC, Hi ₇₀ HoC, Ho ₇₀	hi-bandwidth input
18	HoC, Ho ₇₀	hi-bandwidth output
	and the state of t	
6	SC, SD, SN ₃₀	Cerberus interface
174		total signal pins
?	VDD	3.3 V above VSS
?	VCC ⁴⁶	5.0 V above VS\$
?	VSS	most negative supply
640		total pins

The following is a diagram of the Callière device interfaces: (Numerical values are shown for MicroUnity's first implementation.).



⁴⁶Internal circuit documentation names this signal VDDO.

		UNIT
	-	
<del> </del>		<del>  -</del>

Recommended operating conditions	MIN	NOM	MAX	UNIT	REF
V _T : Termination equivalent voltage	4.5	5.0	5,5	V ^a	
Main supply voltage VDD	3.14	3.3	3.47	V	VSS
TTL supply voltage VCC	4.75	5.0%	5 25	٧	VSS
Operating free-air temperature	0	. 1	¥0	C	

AFCIPO COFILIA POST

MU 0023449


		TVO		1 14 150	0.55
Electrical characteristics	MIN	TYP	MAX	UNIT	REF
V _{OH} : H-state output voltage HoC, Ho ₇₀				٧	VDD
Vol: L-state output voltage HoC, Ho70	ļ		<u> </u>	٧	VDD
V _{IH} : H-state input voltage HiC, Hi ₇₀	<u> </u>	<u> </u>	<u> </u>	V	VDD
VIL: L-state input voltage HiC, Hi70	<u> </u>				VDD
IOH: H-state output current HoC, Ho70				mΑ	
I _{OL} : L-state output current HoC, Ho ₇₀				mΑ	
I _{IH} : H-state input current HiC, Hi ₇₀			-	mΑ	
I _{IL} : L-state input current HiC, Hi ₇₀	<u> </u>			mΑ	
C _{IN} : Input capacitance HiC, Hi ₇₀			A.A.	рF	
C _{OUT} : Output capacitance HoC, Ho ₇₀			10.	рF	
Von: H state output voltage A110307	2.4	de-1	[™] 5.5	¥	₩SS
RAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀	A.		10		
Vol: L-state output voltage A1103	0	for the	0.4	¥	<del>VSS</del>
RAS30, CAS30, WE30, DQ710	N	10.00	a de la companya della companya della companya de la companya della companya dell	l	
PAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀	· 0.		0.4	٧	VSS
VIH: H-state input voltage DQ71.0	2.4	1	5.5	¥	VSS
V _{IL} : L-state input voltage DQ210	-0.5		9.8	¥	VSS
VIH: H-state input voltage SD	2.0	1	5.5	V	VSS
VIH: H-state input voltage SC, SN3.0	2.0		5.5	V	VSS
VIL: L-state input voltage SC, SD, SN3 0	-0.5	10	0.8	٧	VSS
IOH: H state output current Art. o.	M	-	<b>N</b>	нA	
RASa o CASa o WEO o DOZO		_G	<b>3</b>	ľ	
IOL: L-state-output current Att030	- /	123	16	mΑ	
RAS _{3.0} , CAS _{3.0} , WE _{3.0} , DQ _{74.0}	» «	No.		1	l
Ior: L-state output current SD	1		16	mΑ	
Ioz: Off-state output current SD	210		10	μА	
IOZ: Off state output current DQ74.0	-10		10	μA	
I _{IH} : H state input current SC, SN _{3.0}	-10		10	μA	
III Lestate input current SC, SN _{3.,0}	-10		10	цA	
Cal Input capacitance SC, SN _{3,0}	<u> </u>		4.0	pF	
COUT: Output or input-output			4.0	pF	<b>—</b>
capacitance, SD, A11020, RAS30;		*	7.0	<b> </b>	
CAS ₂₀ , WE ₃₀ , DQ ₇₁₀				l	
onos.g, nes.g, pa/1.g					

Switching characteristics	MIN	TYP	MAX	UNIT
t _{BC} : HiC clock cycle time	1544			ps
tBCH: HiC clock high time	600			ps
tBCL: HiC clock low time	600			ps
t _{BT} : HiC clock transition time			100	ps
tas: set-up time, Hi70 valid to HiC xition	200		100	ps
t _{BH} : hold time, HiC xition to Hi70 invalid	-200		-100	ps
tos: skew between HoC and Ho70	-50		50	ps
tc: SC clock cycle time	50		da.	ms
tch: SC clock high time	20		N.V	ns
t _{CL} : SC clock low time	20		100	ns
tr: SC clock transition time		Luca	. 5	ns
ts: set-up time, SD valid to SC rise			1.10.	ns .
tн: hold time, SC rise to SD invalid	ALCO AND	11 11		ns
top: SC rise to SD valid	3	100	J.	ns

# Logical and Physical Memory Structure

Calliope defines two regions a memory region, implemented by an on-device static RAM memory along with high bandwight, control registers and a configuration region, amplemented by on-device read-only and read/write registers. These regions are accessed by separate interfaces the Hermes channel used to access the memory region; and the Certerus serial interface used to access the configuration region. These regions are kept flogically separate.

The Calliope logical memory region is an array of 28A words of size W bytes. Each memory access, either a read or write references all bytes of a single block. All addresses are block addresses, referencing the entire block.



Calliope's SRAM memory is a buffer for data which flows to or from interface devices.

Calliope's configuration region consists of read-only and read/write registers. The size of a logical block in the configuration memory space is eight bytes: one octlet.

**Highly Confidential** 

## Communications Channels

#### High-bandwidth

Calliope uses the Hermes high-bandwidth channel and protocols, implementing a slave device.

Calliope operates two Hermes high-bandwidth communications channels, one input channel and one output channel.

Calliope uses the Hermes packet structure. There is no structure corresponding to the Hermes-designated cache, so the no-allocate attenue of read and write operations has no effect.

Configuration-region registers provide they-level mechanism to detect skew in the byte-wide input channel, and to adjust skey in the byte-wide output channel. This mechanism may be employed by software to adaptively adjust for skew in the channels, or set to fixed patterns to account for fixed signal skew as may arise in device-to-device wiring.

#### Serial 5 4 1

A Cerberus serial bus interface is used to configure the Calliope device, set diagnostic modes and read diagnostic information, and to enable the use of the part within a high speed desire.

The serial port uses the Cerberus serial bus interface

## Error Handling

Calliope performs error handling compliant with Hermes architecture.

For the current implementation, the following errors are designed to be detected and known not detected by design:

errors detected	errors not detected
invalid check byte	invalid identification number
invalid command	internal buffer overflow
invalid address	invalid check byte on idle packet
-	uncorrectable error in SRAM buffer

Upon receipt of the error response packet, the packet originator must read the status register of the reporting device to determine the precise nature of the error. Calliope devices reporting an invalid packet will suppress the receipt of additional packets until the error is cleared, by clearing the status register. However, such devices may continue to process packets which have already been received, and

generate responses. Upon taking appropriate corrective actions and clearing the error, the packet originator should then re-send any unacknowledged commands.

Because of the large difference in clock rate between the high-bandwidth Hermes channel and the Cerberus serial bus interface, it is generally safe to assume that, after detecting an error response packet, an attempt to read the status register via Cerberus will result in reading stable, quiescent error conditions and that the queue of outstanding requests will have drained. After clearing the status register via Cerberus, the packet originator may immediately resume sending requests to the Calliope device.

# Cerberus Registers

Calliope's configuration registers comply with the Cerberus and Hermes specifications. Cerberus registers are internal read/only and read/write registers which provide an implementation-independent me hanism to query and control the configuration of devices in a Terpsichore system. By the use of these registers, a user of a Terpsichore system may fail to the use of the facilities in a general-purpose implementation for maximum per formance and autility. Conversely, a supplier of a Terpsichore system compenent may modify facilities in the device without compromising compatibility with earlies implementations. These registers are accessed via the Cerberus serial pas.

As a device component of a Terpsichore system such Calliope interface contains a set of Cerbers accessable configuration registers. Additional sets of configuration registers are present stor each device in afterpsichore system, including Euterpe processor devices and Minemosyne memory devices.

Read/only registers supply information about the Terpsichore system implementation in a standard, implementation independent fashion. Terpsichore software may also advantage of this information, either to verify that a compatible implementation of calliope is installed, or to tailor the use of the part to conform to the characteristics of the implementation.

The read/only registers occupy addresses 0..5. An attempt to write these registers may cause a normal or an error response.

Read/write registers select operating modes and select power and voltage levels for gates and signals. The read/write registers occupy addresses 6.7, 10..14 and 25..32.

Reserved registers in the range 8..9, 15..24 and 33..63 must appear to be read/only registers with a zero value. An attempt to write these registers may cause a normal or an error response.

Reserved registers in the range 64..216.1 may be implemented either as read/only registers with a zero value, or as addresses which cause an error response if reads or writes are attempted.

Highly Confidential

The format of the registers is described in the table below. The octlet is the Cerberus address of the register, bits indicate the position of the field in a register. The value indicated is the hard-wired value in the register for a read/only register, and is the value to which the register is initialized upon a reset for a read/write register. If a reset does not initialize the field to a value, or if initialization is not required by this specification, a * is placed in or appended to the value field. The range is the set of legal values to which a read/write register may be set. The interpretation is a brief description of the meaning or utility of the register field; a more comprehensive description follows this table.

octlet	bits	field name	value	range	
0	6316				Identifies interface device as
		code	40		compliant with MicroUnity Calliope
			a3		architecture.
			92		
			b4	1	
			49		
	150				Dévice complies with architecture
		revision	00	**	version 1.0.
octlet	bits	field name		The same	Interpretation
1 .		implementor	DYOU	ungo	dentifies Callione interface device
•	000	code	40	1	as implemented by MicroUnity.
		100	a3***	1	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
			49	(1)	> 55 M &
			db/		. ***
	•		Зс		
	150	implementor	Qx01	450	implementation version 1.0.
		revision	00 .		1 1
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100	W.	
octlet	bits	field name	value		interpretation
2	63.16	manufacturer	0X00		dentifies initial manufacturer of
. 4	( A)	code	40	4/	Calliope interface device
l d	North of		30	1	implemented by MicroUnity as
MY		V	a4		MicroUnity.
<b>~/~</b> `			6d ff		
-	45.0	manufacturer		-	
	150	revision	0x01 00		Manufacturing version 1.0.
		revision	ŲΨ		L
octlet	bits	field name	value	range	Interpretation
3	6316	serial	0		This device has no serial number
		number			capability.
	15.,0	dynamic	0		This device has no dynamic
		address			addressing capability.
	- 1				<u> </u>

octlet	bits	field name		range	
4	6360	Α	4	015	size of a Hermes address
	5956	log ₂ W	3	015	size of a Hermes word
	5548	С	11	025 5	log ₂ of buffer capacity in words
	470	. 0	0	o .	Reserved for definition in later revision of Calliope architecture

9
<u> </u>
<u> </u>
d PI
111
and
$\neg \neg$
Į
$\neg$

octlet	bits	field name	value	range	interpretation
6	63	reset	1	01	set to invoke device's circuit reset
	62	clear	1	01	set to invoke device's logic clear
	61	selftest	0	01	set to invoke device's selftest: bits 6048 may indicate depth of selftest
	60	defer writes	0*		set to cause writes to octlets 2543 to be deferred until the next logic- clear or non-deferred write.
	5950	0	0	0	Reserved
	4948	module id	0	03	Module identifier,
	4733	0	0	0	Reserved
	32	Hermes channel disable	1		Set to cause Hermes input channel to be ignored and idles to be generated on output channel.
	3116	0	0 .		Reserved
	158	cidle 0	0*	<b>5</b> , "	Value transmitted on idle Hermes output charine when output clock bere (0):
	70	cidle 1	255*		Value transmitted on idle Hermes output changel when output clock one (1).

			<b>₹</b>		4 5
octie		field name		erange	
7	63	reset/clear/	11	01	This bit is set when a reset, clear or
		selftest	1	1	selftest operation has been
		complete			completed.
	62	reset/clear/	1	01	This bit is set when a reset, clear or
		selftest		1	selftest operation has been
		status			completed successfully.
	61	meltdown	0	01	This bit is set when the meltdown
		detected	I .		detector has caused a reset.
	60	low voltage	6	01	This bit is set when the voltage or
		or	ľ	Γ	temperature is too low for proper
		temperature		1	operation of logic circuits.
	5957	0	6	h	Reserved for indicating additional
			ľ	٢	causes of reset.
	56	Cerberus	h	0.4	
	-	transaction	۲		This bit is set when a Cerberus
		error		1	transaction error has caused a
	55	Hermes	- W	7	machine check
	33	check byte	O N	U 1	his bit is set when a Hermes
				Marie William	channel check byte error has caused
	54	error			a machine check
	54	Hermes	0	9w1	This bit is set when a Hermes
		command	The same	1.	channel command error has caused
		error 🥒		A A	a machine check.
	53	Hermes	0	0.1	This bit is set when a Hermes
	4	address erroi	1 🦋		address error has caused a machine
		A. C.A.		40	check.
	5216	( ) O	Ø.,	0/	Reserved
	158	raw.0	*	0 25	Value sampled on specified Hermes
	100	The second second		5, 1	channel when input clock is zero (0).
	700	raw1		0 25	Value sampled on specified Hermes
,	Mary William		7	5.	channel immediately following
	1				sample value in raw 0 register.
_\	_ <	V/			terso in Law & register.
octlet	bits	field name	value	range	interpretation
89	630	0			Reserved
	•				

octlet	bits	field name	value	range	Interpretation
10	6356	O	o i	lo l	Reserved
	5548	PLL anob	224		PLL analog-knob settings
	4740	0	0		Reserved
	3932	CI2 test	0		CI2 test control
	3124	CI1 test	ō		CI1 test control
	2316	Cl2adc anob	224		CI2 ADC analog-knob settings
	1512	CI2Q filter	3		CI2 Q filter adjust
	118	CI2I filter	3	07	Cl2 I filter adjust
	74	0	0	0	Reserved
	3	CI2 VCO	0	01	CI2 external VOO switch
	2	CI2 LNA	0	01	CI2 input LNA enable
	1		0	01	CI2 Q ADC preamplifier disable
		preamplifier	<u> </u>	1	CI2 I ADC preamplifier disable
	0	CI2I ADC	0	0.1	CI2 I ADC preamplifier disable
		preamplifier			
octlet	hite	field name	walke	randi	interpretation
11	6356	Clisvn anob	224	0.230	interpretation Cl1 synthesizer analog-knob settings
	55	CO2 invert	0,,,,,,,	0.4	CO2 inversion control
	54				COI inversion control
	53	Cl2a invert	Q		CI2a inversion control
	52	C12b invert	0 🧥	0.1	CI2b inversion control
	51	Cl1a invert	0 🔏	01	Cla inversion control
	50	Cl1b invert	Q	0.1	Citb inversion control
	4948	0	0		Reserved ·
	4740	Cl1adc anob	224	0.230	CI1 ADS analog-knob settings
	39,.36	CI1Q filter	3	Q.7	CM O filter adjust
ā	3532				©l'l≽ l' filter adjust
All in the second		<b>0</b>			Rěserved
$\mathcal{N}$	27	CI1 VCO			CI1 external VCO switch
GA*"	26	CI1 LNA			CI1 input LNA enable
40	25		0	01	CI1 Q ADC preamplifier disable
		preamplifier			
	24		0	01	CI1 I ADC preamplifier disable
	22 16	preamplifier	204	0.230	CIO aunthopinas angles kach cattings
	158	Cl2syn anob refclk anob	224	0.230	CI2 synthesizer analog-knob settings
	156	rercik anob	224		reference clock divider analog-knob settings
	70	CI IO anch	224	0230	CLIO analog-knob settings
	,		-47		ouro analog-mion settings

octlet		field name		e rang	
12	63	capacitor calibration	0	01	Set to enable capacitor calibration.
	6234		0 ·	0	Reserved
	33	VI invert	0	01	VI inversion control
	32	VO invert	0	01	VO inversion control
	3124	VI anob	224	0230	VI analog-knob settings
	2316	VO anob	224	0230	VO analog-knob settings
	158	CO1 anob	224	0230	CO1 analog-knob settings
	70	CO2 anob	224	0230	CO2 analog-knob settings
octlet	bits	field name	value	range	
· 13	63	0	0	0	Reserved.
	6256		0	012	O2 configuration control
		configuration		7/	Y ( ) V ( ) V
	55	Al invert	0 4	01	Ale inversion control
	54	PI invert	0		Planversion control
	53	PO invert (	0		O inversion control
	52	AO invert	0		AO inversion control
	5150	AIR bias	2///		Al right amplitier bias level
	5148	AIL bias	2		Al left amplifier bias level
	4740	AIR anob	224	0, 230	Al right analog-knob settings
	3932	AlL anob	224	0.230	Al left analog-knob settings
	3126	.0	o 💘		Reserved
	2524	PI bias	2		Plamplifier bias level
	2316	/ Pl anob			PI analog-knob settings:
	1513	0	0,000	0	Reserved
	12	mute			A@and PO mute
4	41.8	PO filter			RO antialias filter adjust
A D	7.4	AOR filter	7	045	AÖ right antialias filter adjust
AV	30	AOL filter	7	015	AO left antialias filter adjust
octio:	bits	field name			
14	6356	field name	value O		interpretation
	5548	EQ2 test			Reserved -
	4740	EQ1 test	_		EQ2 test control
	39	Edites:			EQ1 test control
	3832	COI			Reserved
		configuration	٠	J 12	CO1 configuration control
	3116		0		eft priority?
	150		0		ight priority?
	L				MU 0023459

Highly Confidential

octlet	bits	field name	value	range	interpretation
1524	630	0	0	o	Reserved for expansion of Cerberus
		_			registers upward or knobcity registers
					downward.
octlet	bits	field name		range 0., 127	interpretation
25	6356				geographical digital knob settings
	5548			0 127	geographical digital knob settings
	4740			0 127	geographical digital knob settings
	3932		~~~	0127	geographical digital knob settings
	3124		1		geographical digital knob settings
	2316				geographical digital knob settings
	158		224		geographical digital knob settings
	7.,0		224	0124	geographical digital knob settings
octlet	bits	field name	value	range	Interpretation
26	6356	lield Harie	224	9,127	geographical digital knob settings
	5548				geographical digital knob settings
	4740	-000			geographical digital knob settings
	3932				geographical digital knob settings
	3124	<b>CA</b> .			geographical digital knob settings
	2316	4 4	224	0.127	geographical digital knob settings
	158				geographical digital knob settings
	70				geographical digital knob settings
			1	- 40	A V 2
octlet	bits	field name		range	
27	6356				geographical digital knob settings
	5548		224		geographical digital knob settings
	47, 40		224		geographical digital knob settings
4	39, 32				geographical digital knob settings
A D	31,24		224	0 127	geographical digital knob settings
AN	2316	>	224	0127	geographical digital knob settings
€/*÷*	158		224		geographical digital knob settings
	70		224	0127	geographical digital knob settings
		C-11			Teks
octlet 28	bits 6356	field name		range 0.,127	interpretation geographical digital knob settings
26	5548				geographical digital knob settings
	4740			0127	geographical digital knob settings
	3932		-	0127	geographical digital knob settings
			224	0127	
	31.,24				geographical digital knob settings
	2316				geographical digital knob settings
	158				geographical digital knob settings
	70		224	0127	geographical digital knob settings

**Highly Confidential** 

octlet	bits	field name .	value range	interpretation
29	6356		224 0127	geographical digital knob settings
	5548		224 0127	geographical digital knob settings
	4740		224 0127	geographical digital knob settings
	3932		224 0127	geographical digital knob settings
	3124		224 0127	geographical digital knob settings
	2316		224 0127	geographical digital knob settings
	158		224 0127	geographical digital knob settings
	70		224 0127	geographical digital knob settings
octlet	bits	field name	value range	interpretation

JUNE	DIIS	neid name		range	
29	6356		5	1.,127	knob settings for lermes channel
		channel			circuits.
		knob		, A	
	5548			0,127	geographical digital knob settings
	4740		224	0 127	geographical digital knob settings
	3932		224	0.127	geographical digital knob settings
	3124	4	224	0 127	deographical digital knob settings
	2316		224	0127	geographical digital knob settings
	158	14.00			geographical digital knob settings
	·70		224	0127	geographical digital knob settings

octlet	bits	field name		range				
30	6362		О	03	Voltage swing selection for Hermes			
		skew swing			channel skew circuits			
	6160	0	0	0	Reserved			
	5957	resg	5	07	Global resistor mask for all knobs.			
	5653	0	0	0	Reserved			
	5248	termination	20	031	Set based on value read from PMOS			
		fine-tuning			drive strength, used to fine-tune			
		_			resistor values in Hermes			
					termination.			
	4745	0	0	0	Reserved			
	4440	process	20	031	Set based on value read from PMOS			
		control			drive strength, used to fine-tune			
				4	resistor values in knob settings.			
	3937	0	0	0/	Reserved			
	3632	PMOS drive	* @	0.31	This read/only field indicates the			
		strength	. 69%	V.A.	drive strength of PMOS devices			
			11/1	4000	expressed as a digital binary value.			
	3128	swing 3	15	O: 15	Voltage swing knob setting 3			
	2724	swing 2	15	0.15	Voltage swing know setting 2			
	2320	swing 1	15	015	Voltage swing knob setting 1			
	1916	swing 0	15	0.15	Voltage swing knob setting 0			
	152	reference 3	5	0.15	Voltage reference knob setting 3			
	118	reference 2	15	0.15	Voltage rêference knob setting 2			
	74	reference 1	15	015	Voltage reference knob setting 1			
	30	reference 0	₹5	0.15	Voltage reference knob setting 0			

octlet bits	sfield name	valu	e range	interpretation	
31 63	58 0	0	0	Reserved .	7
57	PLL	0	01	Set to invoke PLL0 and PLL1	1
	prescaler	ſ	1	prescaler bypass, otherwise divide	1
	bypass	1	1	input clock by 20.	1
56		0	01	Set to invoke temperature conversion	1
	prescaler	Γ	J,	prescaler bypass, otherwise divide	1
	bypass	1		input clock by 20.	1
555		20	1 31	PLL2 divider ratio	ł
	ratio	Γ	1	LEE GIVIGEI TAILO	1
50		11*	01	Set to invoke PLL2 feedback bypass.	i
•	feedback	ľ	۲	por to invoke i mizatebuback bypass.	
	bypass	1	1	The state of the s	l
49	PLL2 range	0*	h t	Set for operation at high frequency	ł
	l lange	ľ	J 1	(above 0 xxx GHz), cleared for	l
	į.	1	M	operation at low frequency (below	l
		4	18	Oyyy GHz)	l
48	PLL2	0 W	777 1 6		
	oscillator		1	Set to select multivibrator oscillator; cleared to select ring oscillator.	
	select		No of the Second	prediperson of security oscillator.	l
474		1200	2	RUL divide ratio	
77	ratio		D	LE FOINGER 1990	
42	A PLL1	4 *	h-1	Cot to to to to to to to to	ŀ
42	feedback	<b>b</b>		Set to invoke PLL1 feedback bypass.	
	bypass	10	V		1
41	PLL1 range	h*	D 100	Cot for orderation at high fee	
41	, LL range	K	V., r	Set for operation at high frequency (above 0.xxx GHz); cleared for	
		· ·	K)	operation at low frequency (below	
			1	0.yyy GHz).	
40	PLLI	4		Set to select multivibrator oscillator;	
J. 19	escillator		1	sel to select multivibrator oscillator; leared to select ring oscillator.	
. ( <b>^</b>	select	\$	4	wared to select fing oscillator.	
. 393		12	6 12	PLL0 divider ratio MU 00	234
<b>N</b>	ratio	۱ [٬] ۲	۱۵ س	LEO GIVIGEI IAIIO	
34	PLLO	1	01	Set to invoke PLL0 feedback bypass.	
54	feedback	ľ	١١	Sec to myoke PLLU leedback bypass.	
	bypass		ı		
33	PLLO range	0	01	Cot for an anti-	
33	-LLU range	۲		Set for operation at high frequency	
	1			(above 0.xxx GHz); cleared for	
	1			operation at low frequency (below	
32	PLLO	0		0.yyy GHz).	
32	oscillator	٧	01	Set to select multivibrator oscillator;	
	select		1	cleared to select ring oscillator.	
04.0					
3124	analog measurement	0	<u>υ25</u>	Set to measure analog levels at	
	measurement	لـــــا	5	various test points within device.	

	2322	ald days	0	03	Set to perform margin testing of the
	2322		۲	υο	
		threshold	<u> </u>	<u> </u>	meltdown detector.
	21		0*	01	Setting this bit causes the
		start			conversion to begin. The bit remains
					set until conversion is complete
	20	0	0 0 Reserved. (selection extension)		Reserved. (selection extension)
	19.,16	conversion	0*	09	Field selects which of ten
	19.,16 conversion selection				measurements are taken
	15.,10	0	0	0	Reserved. (counter extension)
	90	conversion	0*	010	This field is set to the two's complement of the downslope count.
		counter		23	complement of the downslope count.
					The counter counts upward to zero,
					and then continues counting on the
				. 40	upslope until conversion completes.
	,			A	
octlet	bits	field name	value		Interpretation
32	63	0			Réserved
	62	quadrature	Of the	01	Setting this bit causes the
		bypass	W.	S april	quadrature circuit to be bypassed;
		. ( )			the input clock signal is used
				400	directly. with harrarn delay.
	61	quadrature	0	01	Set to 0 if the Hermes channel is
		range	<b>.</b>	(A)	operating at a low frequency; 1 if the
			1		Hermes channel is operating at a
	. «			1	high frequency
	60	output	7 *	01	Set to enable output terminators.
		termination		1	Cleared to disable output
	1				terminators.
	5957	termination	1//	0,70	Set termination resistance level.
	100	resistance	W.	11 0	
á	56,54	output	1	0.7	Set output current level.
1	Section 1	current	#	- W	
M. W.	5348	skew bit 7	1	063	Set delay in Ho7 skew circuit.
M.	4742	skew bit 6	1		Set delay in Ho6 skew circuit.
-62	4136	skew bit 5	1		Set delay in Ho5 skew circuit.
	35.,30	skew bit 4	1		Set delay in Ho4 skew circuit.
	2924	skew bit 3	1		Set delay in Ho3 skew circuit.
	2318	skew bit 2	_		Set delay in Ho2 skew circuit.
	1712	skew bit 1	1	063	Set delay in Ho1 skew circuit.
	116	skew bit 0	1	063	Set delay in Ho0 skew circuit.
	50	skew clk	1	063	Set delay in HoC skew circuit.
octlet	bits	field name		range	
3363	630	0	0	О	Reserved for use with additional
				L	Hermes channel interfaces

octlet	bits _	field name value range						
64 65536	630	0	0	0	Reserved for use with later revisions of the architecture.			
configuration memory space								

### Identification Registers

The identification registers in octlets 0.3 comply with the requirements of the Cerberus architecture.

MicroUnity's company identifier is: 0000 0000 0000 0010 1100 1100

MicroUnity's architecture code for Calliope is specified by the following table:

Internal code name	Code	number
Calliope		40 a3 92 b4 49
	W. W W.	W. A

Calliope architecture revisions are specified by the following table:

Internal	code nan	de wall	Code numb	ser 🥒	3
1.0			0x01.00	A	. *

MicroUnity's Calliope implementor codes are specified by the following table:

Internal co	Code	number	100
MicroUnit	0x00	40 a3 49	db 3c
A W.	Alleger	400	and a

MicroUnity's Calliope, as implemented by MicroUnity, uses implementation codes as specified by the following table

Internal	cede name	Revision number	
1.0	0 6	€ 0x01 00	
	4000		

MicroUnity's Calliope, as implemented by MicroUnity, uses manufacturer codes as specified by the following table:

Internal code name	Code number
MicroUnity	0x00 40 a3 a4 6d ff

MicroUnity's Calliope, as implemented by MicroUnity, and manufactured by MicroUnity, uses manufacturer revisions as specified by the following table:

		0
Internal code nam	e Code number	١.
1.0	0x01 00	1 (

MU 0023465

#### Architecture Description Registers

The architecture description registers in octlets 4 and 5 comply with the Cerberus specification and contain a machine-readable version of the architecture parameters: A, W, C, AI, AO, PO, PI, VI, VO, IR, II, SO, SI, EQ, CI, CO, and OPSK described in this document.

The architecture parameters describe characteristics of the Hermes interface, capacity of the Calliope buffer memory, and the number of audio, phone, video, infrared, smartcard, and cable input and output channels, and the number of OPSK cable input channels.

#### Control Register

MU 0023466

The control register in octlet 6 is a 64-bit register with both such and write access. It is altered only by Cerberus accesses Callibre does not alter the values written to this register.

The reset bit of the control register complies with the Cerberus specification and provides the ability to reset an individual Callione device in a system. Writing a one (1) to this bit is equivalent to a power-on reset or a broadcast Cerberus reset (low level on SD for 33 cycles) and resets configuration registers to their power-on values, which is an operating state that consumes goining current (as determined by external pins), and also causes all internal high-bandwidth logic to be reset. The duration of the reset is sufficient for the operating state changes to have taken effect. At the completion of the reset perfection, the reset/lear/selftest complete bit of the status register is set, the reset/lear/selftest status bit of the status register is set, and the reset bit of the control register is set.

The clear bit of the control register complies with the Cerberus specification and provides the ability to triear the dogic of an individual Calliope device in a system. Writing a one (1) to this bit causes all internal high-bandwidth logic to be reset, as is required after tecopfiguring power args wing levels. The duration of the reset is sufficient for any operating state changes to have taken effect. At the completion of the reset operation, the reset/clear/selftest complete bit of the status register is set, and the clear bit of the control register is set.

The selftest bit of the control register complies with the Cerberus specification and provides the ability to invoke a selftest on an individual Terpsichore device in a system. However, Calliope does not define a selftest mechanism at this time, so setting this bit will immediately set the reset/clear/selftest complete bit and the reset/clear/selftest status bit of the status register.

The defer writes bit of the control register provides a mechanism to adjust several octlets of Cerberus registers at one time with a single transition, such as when setting individual power levels within Calliope. Writing a one (1) to this bit causes writes to octlets 10 through 32 to have no effect (to be deferred) until the next logic-clear or a non-deferred write. When writes have been deferred, the values written are lost if a read of these octlets precedes the subsequent logic-clear or

non-deferred write. A normal or non-deferred write occurs when writing to octlets 10 through 32 while the defer writes bit is cleared (0).

The module id-field of the control register controls the value of the module identifier field of the Hermes input channel which selects this Calliope device.

The Hermes channel disable bit of the control register provides the means to begin operations on the Hermes channels after a reset, clear, or error. Writing a one (1) to this bit causes the Hermes input channel to be ignored and forces idles to be generated on the Hermes output channel. Writing a zero (0) to this bit causes the Hermes input channel phase adjustment to be coset, and after a suitable delay the Hermes channels are available for use.

The cidle 0 and cidle 1 fields of the control register provide a mechanism to repeatedly sent simple patterns on the Hermes of tput change for purposes of testing and skew adjustment. For normal operation, the cidle 0 field must be set to zero (0), and the cidle 1 field must be set to all ones [255].

#### Status Reaister

The status register is a 64-bit register with both read and write access, though the only legal value which may be written is a serie, to clear the register. The result of writing a non-zero value's not specified.

The reset/clear/selftest complete bit of the same register complies with the Cerberus specification and set set apparatus completion of a reset, clear or selftest operation as described above.

The reset/clear/selfrest status bit of the status register complies with the Cerberus specification and its set upon the successful completion of a reset, clear or selftest operation as described-above.

The meltdown detected bit of the states register is set when the meltdown detected his discovered an on this temperature above the threshold set by the meltdown threshold field of the Cerberus configuration register, which causes a desert to occur and the power level to be forced to minimum (1).

The low voltage or temperature bit of the status register is set when internal circuits have detected either insufficient voltage or temperature for proper operation of high speed logic circuits, which causes a logic clear until the condition is no longer detected (due to an increase in supply voltage or device temperature).

The Cerberus transaction error bit of the status register is set when a Cerberus transaction error (bus timeout, invalid transaction code, invalid address) has occurred. Note that Cerberus aborts, including locally detected parity errors, should cause bus retries, not a machine check.

The Hermes check byte error bit of the status register is set when a Hermes check byte error has occurred.

Highly Confidential

The Hermes command error bit of the status register is set when a Hermes command error has occurred.

The Hermes address error bit of the status register is set when a Hermes address error has occurred.

The raw 0 and raw 1 fields of the status register contain the values obtained from two adjacent samples of the specified Hermes input channel. The raw 0 field contains a value obtained when the input clock was zero (0), and the raw 1 field contains the value obtained on the immediately following sample, when the input clock was (1). Calliope ensures that reading the status register produces two adjacent samples, regardless of the timing of the status register read operation on Cerberus. These fields are read for purposes of testing and control of skew in the Hermes channel interfaces.


## Power and Swing Calibration Registers

Calliope uses a set of calibration relations to control the power and voltage levels used for internal high-handwidth togic and inemory. The details of programming these registers are described below.

Eight-bit fields separately court of the power and votage exclasused in a portion of the Calliope circuitry. Each such field are to control digital circuitry (labeled "knob") contains configuration data in the following format:

-	7/	A.P.	5.4	// 3	2 3/1	0 ,	No.	
٠.	W	res	6/1	IVI	ref*	0	~	
£	74	3/	A)	Quality.	2 /	100		
,	<b>V</b>	pow	er and	swing	controls	A.		 
-20		******	2.2	- 62				 

Each such field used to control analog circuity (labeled "anob") contains configuration data in the following formats



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
0	0	Reserved
ref	03	Set reference voltage level
IVI	03	Set voltage swing level.
res	07	Set resistor load value.

Power and swing control field interpretation

The reference voltage level, voltage swing level and resistor load value are model figures for a full-swing, lowest-power logic gate output. The actual voltage levels and resistor load values used in various circuits is geometrically related to the values in the tables below. Designed typical, full-speed settings for the ref, lvl and res fields are ref=250 millivolts, lvl=500 millivolts, and res=2.5 kilohms.

The ref field, together with the reference n fields of the configuration register, control the reference voltage level used for logic circuits in the specified knob domain. The value of the ref field is interpreted by the following table:

ref	reference voltage level
0	reference 0
1	reference 1
2	reference 2
3	reference 3

The M field, together with the swing a fields of the configuration register, control the voltage swing level used for the configuration in the specified knob domain. The value of the M field is interpreted by the following table:

		W 107	March 1	100 APA	400
1	IV	volt	age sw	ring le	vel 🔪
1	10	Mary Service	swin	0	100
	- T		swing	1 1	A.A.
	2		swing	12	M 44
ď	3		swing	32 V	W

Values and interpretations of the swing n and reference n fields are given by the following table, with units in millivolts.

(E)	46 60 40000	- M
valu	e referenc	e swing .
0	138	275
1 1	150	300
2		
3		350
4		375
5	200	400
6		425
. 7	225	450
		475
		500
		550
		575
		600
	325	650
15	350	700
8 9 10 11 12 13 14 15	238 250 263 275 288 300 325	475 500 525 550 575 600 650

MU 0023469

The res field, together with the resg field of the configuration register and the meltdown detected bit of the status register, control the PMOS load resistance value used for logic circuits in the specified knob domain, referred here as the resl value. For each res field, the resl value is computed as:

#### resi = res & (meltdown detected ? 1 : resg)

The resl value, together with the process control field of the configuration register, control the PMOS load resistance value used for logic circuits, in the specified knob domain. Values and interpretations of the lvl field are given by the following table, with units in kilohms. The table below gives resistance values with nominal process parameters.

	process control								
resi	0	4	8	12	16/	20.	» 24	28	
0				unde	fined				
1	1	2.5	5.0	715	(0)	413.	15.	18.	
2	1	1.3	2.5	3.8	5.0	6)3	7.5	8.8	
3		.83	1.8	2.5	3.3	4.2	5	5.8	
4		.63	1.3	1.9	2.5	3.1	3.8	4.4	
5		.50	1.0	15	2.0	2.5	3	3.5	
6		.42	.83	1.3	1.7	241	2.5	2.9	
7		<b>₹.36</b> ♦	71	111	1.4	1.8	2.1	2.5	

When the process country field of the configuration register is set equal to the PMOS drive strength field of the configuration register, nominal PMOS load resistance values are as given by the following table, with units in kilohms.

res	PMOS load resistance
<b>№</b> 0	undefined
1.0	₫ 13. <b>Д</b>
2	6.3
3	4.2
4	3.1
5	2.5
6	2.1
7	1.8
	0 1 2 3 4 5

MU 0023470

When Mnemosyne is reset, a default value of 0 is loaded into each 0 field, 0 in each ref field, 0 in each ly field and 7 in each res field, which is a byte value of 224. The process control field of the configuration register is set to 20, and the reference n and swing n fields are set to 15. These settings correspond to a chip with nominal processing parameters, nominal power and high voltage swing operation.

For nominal operating conditions, the ref field is set to 0, the lvl field is set to 0, and the res field is set to 5, which is byte value of 5. The process control field is set

Terpsichore System Architecture

equal to the PMOS strength field, and the reference n and swing n fields are set to 5.

#### interface Configuration Registers

Interface configuration registers are provided on the Calliope interface to control the [insert summary list of controls].

The CI1 test and CI2 test field of interface configuration register 10 control operating modes of the CI1 and CI2 cable input blocks.

Eight-bit fields separately control the operating modes of the cable input blocks. Each such field contains configuration data in the following format:



Cable liput test connois

The range of valid values and the interpretation of the fields is given by the following table:

field 🥟	välue 🛚	interpretation 💨 🔻
0 (1)		Reserved & *
rotate		Set to enable retator
round 🥒	O.F.	Set to enable multiplier rounding
tešt	04	Set to bypass ADC and connect
· // \\ // \	100	cable input to cable output (digital
		loop back)
DSP enable		Set to enable DSP output (clear to
Coble		enable testing of RAM)

ble input test control field interpretation

The GIQ filter, CIII filter, CI2Q filter and CI2I filter fields of interface enfiguration register 10 and 11 control the cutoff frequency of the cable input antialias filters.

Four-bit fields separately control the cutoff frequency of each cable input antialias filter. Each such field contains configuration data in the following format:

3	2	0	
0		cutoff	
1		3	
cable	input	antialias filter controls	

MU 0023471

The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
0		Reserved
cutoff	07	Cutoff frequency selection for antialias filter

Cable input antialias filter control field interpretation

Values and interpretations of the cutoff fields are given by the following table, with units in megahertz, for nominal 3 dB frequency at specified junction temperature.

7	125 C	.75 C .≪	25 C	cutoff
7	13,4	13.8	14.1	0
	11.4	717	11.9	1
7	10.0	10.2	10.4	2
]	8.9	9.1	9.2	3
-1	8.0	8.2	8.3	4
MU 0023472	7.3	7.5	7.6 W	5
	6.7	/6.9	7.0	6
100	6.2	6.4	6.4	7

For normal operation a value of 3 is placed in the cutoff fields, selecting a 9 MHz cutoff frequency.

The CI1 VCO and Ci2 VCO bits of interface configuration registers 10 and 11 control the selection of the VCO used as an input to the tuner of the cable input. Writing a zero (0) to the bit selects the internal VCO, while writing a one (1) selects an external VCO input. In normal operation a zero is placed in the VCO bit, selecting the internal VCO:

The CH. LNA and CI2 LNA bits of interface configuration registers 10 and 11 enable the LNA (llow noise amplifier) used as an input to the tuner of the cable input. Writing a zero (0) to the bit disables the LNA, while writing a one (1) enables the LNA. In normal operation a one is placed in the LNA bit, enabling the LNA.

The CIIQ ADC preamp, CIII ADC preamp, CI2Q ADC preamp and CI2I ADC preamp bits of interface configuration registers 10 and 11 enable the ADC preamplifier output used as an input to the ADC of the cable input. Writing a zero (0) to the bit enables the ADC preamplifier output, while writing a one (1) disables it, allowing the tuner input to be driven from an external pin. In normal operation a zero is placed in the ADC preamp bits, enabling the preamplifiers.

The CIIa, CIIb, CI2a, CI2b, CO1, CO2, VI, VO, AI, AO, PI, PO invert bits of interface configuration registers 11, 12, and 13 provide for the selective inversion of the relative clock phase of the analog-to-digital section internal interfaces in the

respective interfaces. In normal operation, a zero is placed in the invert bits, matching the relative phases of the interface sections.

The CO1 configuration and CO2 configuration fields of interface configuration registers 13 and 14 provide for the configuration of external devices which assist in the implementation of the cable output. The configuration fields drive LVTTL outputs which can control external filters and other components. In nornal operation, a zero is placed in the configuration fields.

The PI bias, AIR bias and AIL bias fields of interface configuration register 13 control the bias current of the phone and audio input right and left operational amplifiers.

Four-bit fields separately control the bias current of each input operational amplifier. Each such field contains configuration datas in the following format:



The range of valid values and the interpretation of the fields is given by the following table:

	97 ACMA	100 100	1111 4	
field A	value linte	rpretation		
777 777 787				
bias	0,3 bia	Murrant eat	ection for input differ	
11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	77.0	Securonista	Schol Milhar	
11/4/2 1	NODE	rational and	olifier.***	1
	100	A1774. W		
audio inputico	Jeramonal am	nouries contre	K field interpretat	ion

Values and interpretations of the bias fields are given by the following table, with units in microamperes, for nominal current as specified junction temperature:

bias	25 C	₹75 C	125 C
0	The state of the s	200 .	
		133	
2*		100	
.3		80	

The mute bit of interface configuration register 13 provides for initial muting of the audio and phone outputs during initial system operation. Writing a zero (0) to the bit enables the audio and phone outputs, while writing a one (1) forces the AO and PO outputs to a constant value (zero with AC coupling).

The PO filter, AOR filter and AOL filter fields of interface configuration register 13 control the cutoff frequency of the phone and audio output right and left antialias filters.

MU 0023473

Four-bit fields separately control the cutoff frequency of each output antialias filter. Each such field contains configuration data in the following format:

3		0	
	cutoff		
	4		
cable input a	ntialias filter	controls	

The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
cutoff	015	
	1	antialias filter
audio out	put antial	ias filter control field interpretation


Values and interpretations of the cutoff fields are given by the following table, with units in kilohertz, for nominal (dB frequency at specified junction temperature:

cutoff	25 €	75 C	₩ 125 C
0	fred por	<b>√</b> 69.9	A
1		65.9	V *
2 ,,		62.3	7
3		58.8	- P.
4		§ \$55.8 °	
5**	100 × 100 ×	53.2	C)
6 🚜		50.9	
T.	$\sqrt{\lambda}(0)$	48.6	
<b>≈8</b> 🌤	distribution of the second	46.4	
9		* <b>44.6</b>	
10	3 8 8	43.9	
		41.4	
12		40.0	
13		38.5	
14		37.2	
15		35.9	

The EQ1 test and EQ2 test field of interface configuration register 14 control operating modes of the EQ1 and EQ2 cable input equalizers.

MU 0023474

Eight-bit fields separately control the operating modes of the cable input equalizers. Each such field contains configuration data in the following format:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
0	0	Reserved
round	01	Set to enable multiplier rounding
DSP enable	01	Set to enable DSP output (clear to enable testing of RAM).

Cable input equalizer test control field interpretation

## Configuration Register

A Configuration register is provided on the Calliope injectice to control the finetuning of the Hermes channel configuration, o control the global process parameter settings, to control the two phase-locked Joop frequency generators, and to control the temperature sensors and read inforcature values.

MU 0023475

The Hermes skew swing field of the configuration register control the voltage swing used in the Hermes channel skew circuits. The field should always be set equal to the value of the lvl subfield of the Hermes channel knob field.

The resg field of the configuration register permits the global control of the load resistors in all of Calliope's high-speed logic circuits. The resg field is initially loaded from external pins to a numinal power level (5), and can be changed again to a value in the range 0.7 to lower or raise the power and speed of the high-speed logic citcuits in the Calliope device, or can be set to all ones (7) togenable control of individual sections of the Calliope device power levels. By altering the value on the external pins, Calliope can be configured for low-power (0 or 1) testing in a restricted packaging environment.

The termination fine-tuning field of the configuration register controls the analog bias settings for PMOS loads in Hermes termination electits, in order to accommodate variations in circuit parameters due to the manufacturing process, and to provide intermediate termination resistance levels. Under normal operating conditions, the value read from the PMOS drive strength field should be written into the termination fine-tuning field. The interpretation of the field is given by the table:

value	termination fine-tuning
	Reserved
1-19	increase PMOS conductance to 20/value*nominal.
20	use PMOS loads at nominal conductance:
21-31	decrease PMOS conductance to 20/value*nominal.

The process control field of the configuration register controls the analog bias settings for DMOS foads in internal logic chequits, in order to accomodate variations in scitcuit parameters drive to the manufacturing process. Under normal operating conditions, the value read from the PMOS drive strength field should be written and the process control field. The interpretation of the field is given by the table:

value	process control
<b>∞</b> 0	Reserved
1-19	increase PMOS conductance to 20/value*nominal.
20	use PMOS loads at nominal conductance.
21-31	decrease PMOS conductance to 20/value*nominal.

85 to de

The PMOS drive strength field of the configuration register is a read/only field that indicates the drive strength, or conductance gain, of PMOS devices on the Terpsichore chip, expressed as a digital binary value. This field is used to calibrate the power and voltage level configuration, given variations in process characteristics of individual devices. The interpretation of the field is given by the table:

value	PMOS drive stre	ength
0	Reserved	
1-19	value/20*nominal conductance	· A W
	nominal conductance	4 124
21-31	value/20*nominal conductance	X : N 2

MU 0023477

There are two identical phase locked loop (PLE), frequency generators, designated PLL0 and PLL1. These PLL3 general, internal and external clock signals of configurable frequency, based upon an input clock reference of either 54 MHz or 1.08 GHz. PLL0 controls the internal operating frequency of the Terpsichore processor, while PLL1 controls the operating frequency of the Hermes channel interfaces. The configuration fields for PLL0 and PLL1 have identical meanings, described below:

The PLL0 divide ratio and PLL1 divide ratio fields select the divider ratio for each PLL, where legal values are in the range 6.21, with a nominal setting of 12 for PLL0, and 20 for PLL1. Three divider ratios permit clock signals to be generated in the range from 324 MHz to 1.434 GHz, when the input clock reference is at 34 MHz, with prescaling bypassed, or at 1.98 GHz with prescaling used.

Setting the PLL0 teedback bypass bit or the PLL1 feedback bypass bit of the configuration register causes the generated clock-bypass the PLL oscillator and to operate off the input clock directly. Setting these bits causes the frequency generated to be the optionally prescaled reference clock. These bits are cleared during normal operation, and set by a reser-

The PLLO range field and the PLL1 range field of the configuration register are used to select an operating range for the internal PLLs. If the PLL range is set to zero, the PLL will operate at a low frequency (below 0.xxx GHz), if the PLL range is set to one, the PLL will operate at a high frequency (above 0.xxx GHz). At reset this bit is cleared, as the input clock frequency is unknown.

Setting the PLL prescaler bypass bit of the configuration register causes the phase-locked loops PLL0 and PLL1 to use the input clock directly as a reference clock. This bit is cleared during normal operation with a 1.08 GHz input clock, in which the input clock is divided by 20, and is set during normal operation with a 54 MHz input clock. At reset this bit is cleared, as the input clock frequency is unknown.

Setting the conversion prescaler bypass bit of the configuration register causes the temperature conversion unit to use the jnnut clock directly as a reference clock.

Otherwise, clearing this bit causes the input clock to be divided by 20 before use as a reference clock. The reference clock frequency of the temperature conversion unit is nominally 54 MHz, and in normal operation, this bit should be set or cleared, depending on the input clock frequency. At reset this bit is cleared, as the input clock frequency is unknown.

The meltdown margin field controls the setting of the threshold at which meltdown is signalled. This field is used to test the meldown prevention logic. The interpretation of the field is given by the table below with autolerance of  $\pm 6$  degrees C, and 5 degrees C hysteresis:

value	meltdown threshold
0	150 degrees C
1	90 degrees C
2	50 degrees C
3	20 degrees C

The conversion start bit controls the initiation of the conversion of a temperature sensor or reference to a digital value. Setting this bit causes the conversion to begin, and the bit remains set until conversion is complete, at which time the bit is cleared.

The conversion selection field controls which sensor or reference value is converted to a digital value. The interpretation of the field is given by the table below:

value >	conversion selected ************************************
	local temperature sensor
	local temperature reference
2,15	Reserved

MU 0023478

The conversion counter field is set of the two's complement of the downslope count. The counter counts unward to zero, at which point the upslope ramp begins, and continues counting on the upslope until the conversion completes.

### Hermes channel Configuration Registers

Configuration registers are provided on the Calliope interface to control the timing, current levels, and termination resistance for the Hermes channel high-bandwidth channel. A configuration register at octlet 31 is dedicated to the control of the Hermes channel, and additional information in the configuration register at octlet 31 controls aspects of the Hermes channel circuits in common. The Hermes channel configuration registers are Cerberus registers 32, where 32 corresponds to Hermes channel 0.

The quadrature bypass bit controls whether the HiC clock signal is delayed by approximately  $\frac{1}{4}$  of a HiC clock cycle to latch the Hi7, 0 bits. In normal, full speed operation, this bit should be cleared to a zero value. If this bit is set, the

quadrature delay is defeated and the HiC clock signal is used directly to latch the  $\mathrm{Hi7}_{.0}$  bits.

The quadrature range bit is used to select an operating range to the quadrature delay circuit. If the quadrature range is set to zero, the circuit will operate at a low frequency (below 0.xxx GHz), if the quadrature range is set to one, the circuit will operate at a high frequency (above 0.xxx GHz).

The output termination bit is used to select whether the output circuits are resistively terminated. If the bit is set to a zero, the output has high impedence; if the bit is set to one, the output is terminated with a resistance cital to the input termination. At reset, this bit is set to one, terminating the output.

The termination resistance field is used to select the impedence at which the Hermes channel inputs, and optionally the Hermes channel outputs are terminated. The resistance level is controlled dataset to the setting of the termination fine tuning field of the configuration register. The interpretation of the field is given by the table, with thirt in Ohms and nominal PMOS conductance and bias settings:

value	termination resistance	
0	Reserved	
1	250 Ohms	
2	125 Ohms	_
3	83.3 Ohros	
4 🔉	62.5-Ohms	_
5	\$0.0 Ohms	
6	41.7 Ohms	
7 ,	/ 35 / Ohms	

The output current held is used to select the current at which the Hermes channel outputs are operated. The interpretation of the field is given by the table, with units in mad

value		output current	
	Reserved		
1	2. mA		*
2	4. mA		
3	6. mA		***************************************
4	8. mA		
5	10. mA		MU 0023479
6	12. mA		
7	14. mA		

The output voltage swing is the product of the composite termination resistance: (input termination resistance-1+output termination resistance-1)-1, and the output current. The output voltage swing should be set at or below 700 mV, and is

normally set to the lowest value which permits a sufficiently low bit error rate, which depends upon the noise level in the system environment.

The skew fields individually control the delay between the internal Hermes channel output clock and each of the HoC and Ho7..0 high bandwidth output channel signals. Each skew field contains two three-bit values, named digital skew and analog skew as shown below:

53	2	0_
digital skew	analog skew	
3	3	Or.

The digital skew fields set the number of delay stages incred in the output path of the HoC and the Ho7.0 high-bandwidth output channel signals. The analog skew fields control the power level, and thereby control the switching delay, of a single delay stage. Setting these fields permits a fine level of control over the relative skew between output channel signals. Nominal values for the output delay for various values of the digital skew and analog skew fields are given below, assuming a nominal setting for the Hermes thannel know.

digital	delay (ps)	plus		vanalog	delay (ps)
skew		skew		skew	
0	0	₩no.		0	Reserved
1	320	yes >		4	???
2	400	// yes//	1	(2)	???
3	470	ves	0.4	19 3	+40
4	<b>∌</b> 570 ♠	yes		4	+20
5 🔊	670	yes	1	5	0
6.	* 770	yes		, 6	-10
T.	870	yes	~:0	7	-20

When Calliopeus reset, a default value of 0 is loaded into the digital skew and 1 is loaded into the analog skew fields, setting a minimum output delay for the HoC and 1 is one of the state of the HoC and 1 is one of the H

# Hermes High-Bandwidth Channel

MicroUnity's Hermes high-bandwidth channel architecture is designed to provide ultra-high bandwidth communications between devices within MicroUnity's Terpsichore system architecture.

Hermes-compliant devices include one or more byte-wide input and output channels intended to operate at rates of at least 1 GHz. These channels provide a packet communication link to general devices, processors, memories, and input-output interfaces.

Hermes high-bandwidth channels employ nine signals, one clock signal and eight data signals, using differential low-voltage levels for direct communication from one device to another. The channels are designed to be arranged into a ring consisting of up to four target devices and one inflators. The channels may also be extended to permit multiple initiators and single firm.

The Hermes interface protocol embeds and white operations to a single memory space into packets ontaining command, address, data, and acknowledgement. The packet include check codes that will detect single-bit transmission errors and multiple-bit errors with high probability. As many as eight operations in each device may be no progress as a time, as many as four Hermes devices may be cassisted or expand system capacity and bandwidth.

Hermes relies upon MicroUnity's Generals serial has to provide access to a low-level mechanism to detect skew in liput channels, and to adjust skew in output channels. This mechanism may be employed by software to adaptively adjust for skew in the channels, or set to fixed patterns to account for fixed signal skew as may arise in defice the device wring.

# Architecture Framework

The Refines architecture defines a compatible framework for a family of implementations with a range of capabilities. The following implementation-feined parameters are used in the rest of the document in boldface. The value indicated are for MicroUnity's first implementations.

Param eter	Interpretation	Value	Range of legal values
	log ₂₅₆ words in logical memory space or size in bytes of a logical memory address	4	1≤▲≤8
W	size in bytes of logical memory word	8	$1 \le \mathbf{W} \le 2^{15}$ , $\log_2 \mathbf{W} \in Z$

Hermes devices have several optional capabilities, which are identified in the following table:

Highly Confidential

Capability	Meaning
Master	Capable of generating requests on output channel and receiving responses on input channel
Slave	Capable of receiving requests on input channel and generating responses on output channel
Forwarding	Capable of forwarding requests and responses from input channel to output channel
Cache	Capable of storing values previously read or written and returning these values on subsequent reads

# Electrical Signalling

Each Hermes channel consists of a one byte wide data path and a single-phase, constant-rate clock signal. Both the data and clock signals are differential-pair signals. The clock signal contains alternating zero and one values transmitted with the same timing as the data signals thus, the clock signal frequency is one-half the channel byte data rate.

Each channel runs at a constant frequency and contains no auxiliary control, handshaking, or flow-confol information. The channel transmitter is responsible for transmitting all nine differential-pair signifies on as to be received with minimal skew; the receiver is responsible to decoding the signals in the presence of noise and skew as may arise due to differences in the signal environment of the clock and of each databit.

A Hermes device may be capable of a sponding et defines request packets received on a Hermes input channel, such a device is designated a slave device, and must operate the Hermes output channel as the same clock rate as the input channel. A slave device must generate no more than a specified amount of variation in this output clock phase, relative to the input clock, over changes in system temperature or operating voltage.


A Hermes device that is capable of generating Hermes request packets is designated a master device. A master device must be capable of generating the constant-frequency clock signal on the Hermes output channel and accepting signals on the Hermes input channel at the same clock frequency as is generated. In addition, a master device must accept an arbitrary input clock phase, and must accept a specified amount of variation in clock phase, as may arise due to changes in system temperature or operating voltage.

Each Hermes input or output channel requires 18 pads, and the associated Cerberus interface requires an additional 6 pads.

count	pad	meaning
18	HiC, HiC_N, Hi70, Hi70_N	Hermes input channel
18	HoC, HoC_N, Ho70, Ho70_N	Hermes output channel
	SC, SD, SN ₃ ^k ,0 st	Cerbérus interface
36c+6		total signal pads


Each Hermes input channel is terminated at a nominal 50 ohm impedance to ground. Each Hermes output channel is optionally terminated at the same impedance as the devices input channel. An adjustable termination impedance, programmable via Cerberus is recommended.

In order to provide for planar connections among Hermes devices when connected into rings, all devices must locate Hermes upon the channels and Hermes output channels to pin assignments which preserve the following ordering, when viewed from the top of the device die:



MU 0023483


Hermes devices are generally designed to be placed on circuit boards face-down, so when viewed from the top of the circuit board, this becomes the ordering:



Other packaging systems may mount Hermes devices in a face-up orientation, if this is the case all devices must be mounted in the same face-up orientation to avoid requiring via and/or crossovers in the connections.

MU 0023484

The following is a diagram of the Hermes and Cerberus device interfaces, for a device with a single pair of Hermes channel interfaces.



		A 6500011 255		N. M. W. W.			
Electrical	characteristics /	All was	MIN	TYP	MAX	UNIT	REF
Voh: H-sta	te output voltage HoC	, HQ7.0	THE STATE OF THE S	-		٧	VDD
Vol: L-stat	e output voltage HoC,	H07.0	CAN			٧	VDD
V _{IH} : H-stat	e input voltage HiC. F	li7.0	100			V	VDD
VIL: Lestate	Input Voltage HiC. H	77 0.0	>			٧	VDD
IOHP Pastat	e output current HoC,	Ho7.10				mΑ	
lot L-state	output current HoC, I	H070				mΑ	
In H-state	input current HiC, Hi	70				mA	
ि: L-state	input current HiC, Hi7	'O				mΑ	
	capacitance HiC, Hi7.					pF	
C _{OUT} : Out	out capacitance HoC,	Ho ₇₀				pF	

MU 0023485

Switching characteristics	MIN	TYP	MAX	ÜNIT
t _{BC} : HiC clock cycle time	1000			ps
t _{BCH} : HiC clock high time	400		V	ps
t _{BCL} : HiC clock low time	400			ps
t _{BT} : HiC clock transition time			100	ps
t _{BS} : set-up time, Hi ₇₀ valid to HiC xition	200		100	ps
t _{BH} : hold time, HiC xition to Hi ₇₀ invalid	-200		-100	ps
tos: skew between HoC and Ho70	-50		5 <u>Q</u>	ps

## Logical Memory Structure

Hermes defines a logical memory region as an array of the blocks of size W bytes. Each access, either a read or write, references all bytes of single block. All addresses are block addresses are for grant of the single block.



Hermes defines a logical reache for data originally contained in the logical memory region. All accesses to Hermes memory space maintain consistency between the contents of the cache and the contents of the logical memory region.

## Packet Structure

Packets sent on Fiermes channel contain control commands, most commonly read or write operations, along with addresses and associated data. Other commands indicate error conditions and responses to the above commands.

When the Hermes channel is otherwise idle, such as during initialization and between packets, an idle packet, consisting of a pair of an all-zero byte and all-one byte is transmitted through the channel. Each non-idle packet consists of two bytes or a multiple of two bytes and must begin with a byte of value other than all-zero (0). All packets begin during a clock period in which the clock signal is zero, and all packets end during a clock period in which the clock signal is one.

The general form of a packet is an array of bytes, without a specified byte ordering. The first byte contains a module address in the high-order two bits, a packet identifier, usually a command, in the next three bits, and a link identification number. The remaining bytes' interpretation are dependent upon the packet identifier:

4 - 4

7	0	1 10
<u> </u>	byte 1	위
	byte 2	
$\vdash$	•	
$\vdash$		l H
<b> </b>	. (	
	byte n	0
	check	
	March 18 March	1 1

General packet

The length of the packet is implied by the command specified by the initial byte of the packet.

The check byte is computed as odd bit wise parity, with a leftward circular rotation after accumulating each byte. This algorithm provides detection of single-bit and some multiple bit errors with high probability (1-2-8); but no correction. As an example, the following packed has a proper check byte:



;

MU 0023487

The check byte in this example is calculated as:

binary	hex	notes
01100001	61	first byte
11000010	c2	shift left circular
00000000	00	second byte
11000010	c2	xor above two rows
10000101	85	shift left circular
00100010	22	third byte
10100111		xor above two rows
01001111	4f	shift left circular
00010001	11	fourth byte
01011110	5e	xor above two rows
10111100	bc .	shift left/circular//
00000000	00	fifth byte / /
10111100		xor above two rows
01111001	79	shitt left circular
10000110		sixth (check) byte
1111111		xor above two rows
1111111	ff	shift left circular

The general interpretation of the packet command is given in the following table

value	interpretation 💮 🧪 💆	payload
0 4 1 1	idle / V/V / 4 4 4 5	0)
1 6	error / A	<u>(0</u>
2	write-allocate	12
3/	write-noallocate	12
4	read-allocate	4
5	read-noaltocate	4
6	read-response	8
The same	write-response	0

Packet command interpretation

The module address field provides for as many as four Hermes slave devices to be operated from a single channel. Module address values are assigned via either static/geometric configuration pins (not recommended) or dynamically assigned via a Cerberus configuration register.

The link identification field provides the opportunity for Hermes master devices to initiate as many as eight independent operations at any one time to each Hermes slave device. Each outstanding operation to a Hermes slave device must have a distinct link identification number, and no ordering of operations is implied by the value of the link-identification field. There is no requirement for link-identification field values to be sequentially assigned in requests or responses to

The following section provides detailed descriptions of the structure of each type of command packet.

#### Idle

Idle packets fill the space between other packets with an alternating zero-byte and all-ones-byte pattern. Idle packets may be dropped when received and regenerated between outgoing packets. The idle packet is formatted as follows:

7		0
ma	com	lid
	chec	k
	R	

idle packet


The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation / .
ma	0	Module address field must be zero.
com	0	Packet is "idle."
lid 🥒	O and	Link identification number field must
	A .	De Zero
check	255	Check integrity of packet
W// 1524		transmission
4070	dle pac	ket field interpretation

No activity is performed upon receipt of a properly formatted idle packet.

#### Read Operation

Read packets cause a Hermis device to perform a read operation for the specified address, producing a data value. The value is read from cache, if one is present and the address is present in the cache. If the address is not present in cache, the value is read. A value read is placed in the cache if the command is "read-allocate"; if the command is "read-allocate" the value is returned without copying the value into the cache. The packet format is as follows:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
ma	03	Module address.
com	4, 5	Packet command is "read-allocate" or "read-noallocate."
lid	07	Respond with link identification number id.
addr	028 <b>A</b> -1	Logical memory block address as specified. The least significant byte is sent first.
check	0255	Check integrity of packet transmission.

Read packet field interpretation

If the fields are valid and the specific haddless is within the range of the memory, the memory is read and a read, response packet is generated which contains the requested data value. The "read-response packet, is formatted as follows:



Read-response packet

The range of valid values and the interpretation of the fields is given by the following table:


field	value	interpretation
ma	03	Module address <b>ma</b> as specified in read packet.
com	6	Packet command is "read response."
lid	07	Link identification number <b>lid</b> as
data	028W-1	Data read from specified address.
check	0255	Check integrity of packet transmission.

Read response packet field interpretation

In order to reduce the latency of read response, thermes devices may generate a read response packet before checking redunding information that may alter the contents of the response. If, upon checking the information, but before the last byte of the read response packet is generated, the device detects that the data was transmitted in error, the packet is "state of," has is, marked as invalid, by transmitting a check byte data is the ones complement of the proper check byte. Such a packet must be ignored by Hermes mayers and may be either ignored or suppressed by Hermes slave devices. If the redundant information indicates a correctable error, the stomped packet is followed by a read response packet which contains the corrected data

#### Write Operation

Write packets cause Hermes devices to perform a write operation, placing a data value into the specified address. The value is written into cache, if one is present and the address is present in the cache. If the address is not present in cache, and the command is "write-allocate", the value is written into cache. If the address is not present in cache, and the command is "write-noallocate", the value is written, leaving the cache location unchanged. The packet format is as follows:



The range of valid values and the interpretation of the fields is given by the following table:

THE STATE OF THE S	All when Ill	4 2 3 4		
field	value 🧳	interpretation		
ma	03	Module address.		
com 2,3		Packet command is "write-allocate" or "write-noallocate."		
lid	07	Respond with link identification number lid.		
addr 028A-1		Logical memory block address as specified. The least significant byte is sent first.		
data 028W-1		Data to be written at specified address.		
<b>check</b> 0255		Check integrity of packet transmission.		

Write packet field interpretation

If the fields are valid and the specified address is within the range of the memory, the memory is written and a write response packet is generated. The "write-response" packet is formatted as follows:

7		. 0
ma	com	lid
	chec	k
	0	

Write response packet

The range of valid values and the interpretation of the fields is given by the following able:

		A W
field	value	interpretation
ma	03	Module address ma as specified in write packet
com	7	Packet command is "write response."
lid	07	Link identification number <b>lid</b> as specified in write packet.
check	0255	Check integrity of packet fransmission.

Write response packet field interpretation

## Error Handlind

The receipt of packets that do not conform to the requirements of this specification over the input channel is an ettor, as are any conditions internal or external to the device that prevent proper operation, such as uncorrectable memory errors. The level or degree to which an implementation detects errors is implementation defined to the extent possible, this architecture specification recommends that all errors should be defected, but this is not strictly required. All implementations must document the fewer of error detection, and all detected errors must use the method described below for handling errors.

For Termes devices, the following errors should be detected and the level of error detection for each of these errors is required to be documented:

MU 0023493

errors detected	
invalid check byte	
invalid command	
invalid address	
uncorrectable error in cache	
uncorrectable error in device	
invalid identification number	
internal buffer overflow	
invalid module address on idle packet	
invalid identification number on idle/error packet	4 6/4
invalid check byte on idle packet	A 37

Packets received by Hermes devices may have an aimodid check byte, invalid command, invalid module address, invalid address,

The error response packet is formatted as follow



Enor response packet

The range of valid values and the interpretation of the fields is given by the following table

	Mary Mary Mary Mary Mary Mary Mary Mary	May	etallia, "to, et al. al.	_
,	field	value 🧎	interpretation	]
<	ma	03	Module address identifying the source of the error response packet.	
b- "	com	1	Packet is "error response."	
	lid	0	Link identification number must be zero.	
	check	0255	Check integrity of packet transmission.	J 0023494

error response packet field interpretation

Upon receipt of the error response packet, the packet originator must read the Cerberus status register of the reporting device to determine the precise nature of the error. Hermes devices reporting an invalid packet will suppress the receipt of additional packets until the error is cleared, by clearing the status register. However, such devices may continue to process packets which have already been received, and generate responses. Upon taking appropriate corrective actions and

clearing the error, the packet originator should then re-send any unacknowledged commands.

Because of the large difference in clock rate between the high-bandwidth Hermes channel and the Cerberus serial bus interface, it is generally safe to assume that, after detecting an error response packet, an attempt to read the status register via Cerberus will result in reading stable, quiescent error conditions and that the queue of outstanding requests will have drained. After clearing the status register via Cerberus, the packet originator may immediately resume sending requests to the Hermes device.

## **Forwarding**

Hermies devices, whether master or slave, may have the capability to forward packets which are intended for other devices connected to a lignes channel. For slave devices, this forwarding is performed on the basis of sthe contents of the module address field in the packets packets which contain a module address other than that of the current device are tarwarded. All now did packets which contain such module addresses must be forwarded including error packets. For master devices, this forwarding is performed on the basis of the identifier number field in the packet; packets which contain identifier numbers not generated by the device are forwarded.

To minimize ring latency, it is generally desirable to forward these packets with minimal latency. If a packet arrives at an input channel when the output channel is in use, this latency must increase at least a single packet fuffer is required.

The size of the forwarding buffer is implementation dependent. Avoiding the generation of an output packet if the forwarding tuffer does not have room to hold an additional finat packet is required, when the forwarding buffer is smaller than the number of packet which may require forwarding (generally 24 packets). However, thus strategy may cause sarrations as output packets may be inhibited indeflutately by a stream of input packets that require forwarding. Starvation may be avoided by a stream of input packets that require forwarding. Starvation may be a worded of this specification.

Packets which contain a check byte error may be forwarded; however it is recommended that such packets be transmitted with a check byte containing more than one error bit, to minimize the possibility of an undetected second error. Packets which contain a "stomped" check byte may be forwarded as is, or may be ignored by a forwarding device. Note that when a packet is forwarded with minimum latency, the output channel may begin transmitting a packet before the input channel has received the entire packet: in such a case, the only available choice is to continue forwarding the packet even if a check byte error or "stomped" check byte is detected.

MU 0023495

## Ring Configurations


Hermes supports a variety of ring configurations. All devices in a cascade must have the same values for A and W parameters, in order that each part may properly interpret packet boundaries. The table below summarizes the characteristics of the configurations available:

configuration	r	nasters	slaves	
	number	forwarding	number -	forwarding
master-slave pair	1	no	1	no on
single-master ring	1	no	1-4	ÿes
dual-master pair	2	no	0	
multiple-master single- slave ring	1-8	yes		no
multiple-master multiple- slave ring	1-8	yes .	1-4	yes

Hermes ring configurations


## Master-slave Pair

The simplest ring consists of a single Hernes non-forwarding master device and a single Hernes non-forwarding stage device. No forwarding is required for either device as packets are sent directly to the recipient. The ring may have as many as eight transactions outstanding, each containing distinct in field values.



#### Single-master Rin

A single master ving may contain a cascade of up to four Hermes slave devices. The sacade of devices will have the same or greater bandwidth as a single device, but more latency. Each Hermes slave device must be configured to a distinct module address, and each slave device must forward packets that contain module address fields unequal to their own.




Packets are explicitly addressed to a particular Hermes device; any packet received on a device's input channel which specifies another module address is automatically passed on via its output channel. This mechanism provides for the serial interconnection of Hermes devices into strings, which function identically to a single device, except that a string has larger capacity and longer response

latency. Each slave device may have as many as eight transactions outstanding, each containing distinct id field values.

#### Dual-master Pair

A dual master pair consists of two master devices and no slave devices. Each master device may initiate read and write operations addressed to the other, and each may have up to eight such transactions outstanding. No forwarding is required for either device as packets are sent directly to the recipient.




## Multiple-master Single-slave Ring

A multiple-master ring may contain unaltiple master devices and a single Hermes slave device, provided that the master devices arrange to use different id values for their requests. Each master may use a share of the eight transactions. Master devices must forward packets not specifially addressed to them, as designated by the values in the id fields. The slave devices need not forward packets, as all input packets are designated for the slave devices.



## Multiple-master Multiple-slave Ring

A multiple master ring may contain multiple master devices and as many as four Hermes slave devices, provided that the master devices arrange to use different id values for their requests. Each slave may have up to eight transactions outstanding, and each master may use a share of those transactions. Master devices must forward packets not specifally addressed to them, as designated by the values in the id field. Slave devices must forward packets not specifically addressed to them, as designated by the value of the ma field.



## Response Packet Timing

MU 0023497

In general, a received packet which is interpreted as a command causes a response packet to be generated. The latency between the end of the request packet and the beginning of the response packet is affected by the processing and forwarding of other packets, by the presence of absence of the requested word in

the cache, as well as implementation-dependent device parameters and characteristics.

With full knowledge of the cache state, configurable parameters and implementation-dependent characteristics, a Hermes master may completely model the latency of responses. However, dependence on such characteristics is not recommended, except for testing and characterization purposes.

A Hermes master must have the capability to detect a time-out condition, where a response to a request packet is never received. The length of the time-out is implementation-defined, and dependent upon the implementation for the Hermes slave devices, so it is recommended that this time-out be long enough to accomodate variation in the design of Hermes slave devices, or be configurable to permit recovery in a minimum implementation-dependent delay.

## Cerberus Registers

The Hermes channel architecture builds upon the Cerberus serial bus architecture. Only the specific requirements of Hermes compliant devices are defined below.

Hermes requires that the values of A and logoW be made available in the highorder byte of the first architecture description register as indicated below.

The format of the register is described in the table below. The octlet is the Cerberus address of the register, this indicate the position of the field in a register. The value indicated is the hard-writer value in the register, for a read/only register, and is the value of which the register is initialized upon a reset for a read/write register. If a reset does not initialize the field to a value, or if initialization is not required by this pecification a supplaced in graphended to the value field. The range is the set of legal values to which are set write register may be set. The interpretation as brief description of the meaning or utility of the register field; a more comprehensive description follows this table.

interpretation
ermes address
ermes word
ed by Hermes architecture

#### Architecture Description Registers

The architecture description registers in octlets 4 and 5 comply with the Cerberus specification and contain a machine-readable version of the architecture parameters: A, W described in this document.

MU 0023498

# Cerberus Serial Bus

MicroUnity's Cerberus serial bus architecture is designed to provide bootstrap resources, configuration and diagnostic support for MicroUnity's Terpsichore system architecture.


The Cerberus serial bus employs two signals, both at TTL levels, for direct communication among as many as 28 devices. One signal is a continuously running clock, and the other is an open-collector bidirectional data signals Four additional signals provide a geographic 8-bit address for each device. A gateway protocol and optional configurable addressing each provide a means to extend Cerberus to as many as 216 buses and 224 devices.

The protocol is designed for universal application among the sustom chips used to implement the Terpsichore system architecture. It is easled designed to be compatible with implementations embodied in PPGA parts, such as those made by Xilinx, Altera, Actel and others Such BPGA parts may be used to adapt the Cerberus protocol in a minimum of logic to affach small serial bus devices, such as those made by Dallas Semiconduror (ELPROM, serial number parts), ITI (IMB bus), Signetics (I²C bus), At as also a goal that such PPGA parts can be used to adapt the Cerberus protocol to communication over EIA 232/422/423/485 links to existing systems for the purposes of system development, manufacturing test and configuration, and manufacturing test and

The Cerberus serial but is used for the initial bootstrap program load of Terpsichore; the bootstrap ROM connects to Terpsichore. The Cerberus must be oppositional for the fetch of the first instruction of Terpsichore, the bas protocol has been devised so that no transactions are required for initial bus configuration on bus address assignment.

# Electrical Signalling

The diagram below shows the signals used in Cerberus.



The SC signal is a continuously running clock signal at TTL levels. The rate is specified as 20 MHz maximum, 0 (DC) minimum. The SC signal is sourced from a single point or device, possibly through a fan-out tree, the location of which is unspecified.

The actual clock rate used is a function of the length of the bus and quality of the noise and signal termination environment. The amount of skew in the SC signal between any two Cerberus devices should be limited by design to be less than the skew on the SD signal.

The SD signal is a non-inverted open-collector (0 = driven = leave  $\bar{I}$  = released = high) bidirectional data signal, at TTL levels, used for all communication among devices on Cerberus.

One of several termination networks may be used on this signal, depending upon joint design targets of network size, clock rates and cost. One of the simplest schemes employs a resistive pull-upor the equivalent of 220 Ohms to 3.3 Volts above VSs. A more complex termination network, such as termination networks including diodes, or the "Forcest termination, network proposed for the SCSI-2 standard may be advantageous for large configurations. Termination voltages as high as 3.3 V are permitted.

NOM IMAY

Recommended operating conditions

loz: Off-state output current⁴⁹
Cour: Output Capacitance

The following table specifies parameters that must be met by Cerberus-compliant devices. Voltages are referenced to Vss.

MIM

Operating free-air temperature	0		70	С
Electrical characteristics	MIN	TYP	MAX	UNIT
Vol: L-state output voltage	0		0.5	V
V _{IH} : H-state input voltage SD	2.0		V=+0,5	V
VIH: H-state input voltage SC, SN _{3.0}	2.0		5.54	V .
V _{IL} : L-state input voltage	-0.5		0.8	V
IoL: L-state output current ⁴⁸			16	mΔ

- OOT Carpacitarios	the star	. 12 10	W 400.2	9 <del>1</del> ,0	Pr .
	1	120	100		
Switching characteristics *	1	NIN T	TYP.	MAX	UNIT
tc: SC clock cycle time	V / K	50, * <u> </u>	V 3		ns
tch: SC clock high time		20 🔏	3		ns
tcl: SC clock low time	The state of the s	201			ns
t _T : SC clock transition time	Y		A .	5	ns
ts: set-up time, SD valid to SC rise		3 m	100		ns
th: hold time, SC rise to SD invalid	. ( ) >		A	1	ns
toni CC ring to OF walled	. 10		200		

# Geographic addressing

The objective of the secognaphic addressing method in Cerberus is to ensure that each device is addressable with a number which is unique among all devices on the bus and which reflects the playsical location of the device, so that the address remains the same cash time the system is appeared.

When a system requires at most 16 devices, the geographic addressing method pennits the assignment of addresses 0 through 15 by directly wiring the low-order this of the address in binary code using input signals SN_{3.0}. For these purposes, wiring to a logic high (H) level supplies a value of 1, and wiring to VSS or logic low (L) level supplies a value of 0.

**Highly Confidential** 

⁴⁷Cerberus recommends, but not require, compliant devices be able to sustain input levels provided by 5V TTL-compatible devices on the SC and SN_{3,0} inputs.

⁴⁸Devices which fail to comply with the low-state output current specification may operate with Cerberus-compliant devices, but may require changes to the termination network. System designers should evaluate the effect that limited drive current will have on the worst-case Lowstate signal level.

state signal level.

*Devices which fail to comply with the off-state output current specification may operate with
Cerberus-compliant devices, but may limit the number of devices which may co-exist on a single
Cerberus bus. System designers should evaluate the effect that additional leakage current will
have on the worst-case High-state and Low-state signal levels.

The table below indicates the wiring pattern for each device address from 0 through 15:

Device address	Binary code	SN ₃	SN ₂	SN ₁	SN ₀
0	00000000	L	L	L	L
1	00000001	L	Ĺ	L	Н
2	00000010	L	L	Н	L
3	00000011	L	L	H 🐔	H
4	00000100	L	H	L	L
5	00000101	L	Н	4	H
6	00000110	L	H	. AH »	L.
7	00000111	L	Н	H	Н
8	00001000	Н	& L	1 / A	L
9	00001001	H	L		Н
10	00001010	H	4 7	A H	L.
11	00001011	H	1	H	H
12	00001100	945	A H	L	L
13	00001101	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	How W		H
14	00001110	H	W H )	~ # H	L
15	000011	A The Man	CAH.	, H	Ι

An extension of this method is used for the assignment of addresses 0 through 255 when a system requires figer than 16 devices, up to 28 devices. Additional code combinations are prade-available by writing each of the same input signals SN₃, 0 as before to one of roor signals; the two described above B and H, and two additional signals, a buffered copy of the SC signal and an inverted copy of the SC signal (SC_N). Since there are four SN signals, each wired to one of four values, 44=28=256 combinations are possible.


The wiring pattern is constructed using the algorithm: If the desired device address is the value N, for each input signal  $SN_x$ , where x is in the range 3.0, wire  $SN_x$ , to one of the four signals L, H, SC, or  $SC_xN$ , according to the following table, depending on the value of bit 4+x and bit x of N.

N _{4+x}	N _x	SN _x
0	0	L
0	1	Н
1	0	SC
1	1	SC_N

The table below indicates the wiring pattern for some device addresses:


Device address	Binary code	SN ₃	SN ₂	SN ₁	SN ₀ -
16	00010000	: L :	L	L	SC .
. 17	00010001	L	L	L	SC_N
18	00010010	L	L	Н	SC
19	00010011	L	L	Н	SC_N
				-	
29	00011101	Н	Н	Low	SC N
30	00011110	Н	Н	.aH ₩	SC
31	00011111	Н	Н	A.H.»	SC_N
32	00100000	L.	L a	SC	L
33	00100001	L	& L	SC.	Н
34	00100010	L	L.W.	/ SC_N/	L
		1	1600	~ L J "	
254	11111110	SC_N	SC N	SC_N	SC
255	111111111	SC_N	SC_N	SC_N	SC_N

The diagram below shows the waveform of the SC signal and the four signals that each of the SN_{3.0} inputs may be wired to



MU 0023503

The values shown in the diagram above are decoded using four copies of the following logic, one for each value of x in the range 3..0:



The NU and NL values are combined together in the order



to construct an 8-bit device number by which operations are addressed.

Bit-Level Protoco

MU 0023504

The communication protocol resis upon a basic mechanism by which any device may transmit one bit of information on the bus, which is received by all devices on the bus ar once, implicit in this mechanism is the resolution of collisions between devices which may transmit at the same time.

Each transmitted bit begins at the rising edge of the SC signal, and ends at the next rising edge. The bit value is sampled by all devices at the next rising edge of the SC signal, thus permitting relatively large signal settling time on the SD signal, provided that skew on the SC signal is adequately controlled.

The transmission of a zero (0) bit value on the bus is performed by the transmitter driving the SD signal to a logical-low value. The transmistion of a one (1) bit value on the bus is performed by the transmitter releasing the SD signal to attain a logical-high value (driven by the signal termination network). If more than one device attempts to transmit a value on the same clock period (of the SC signal), the resulting value is a zero if any device transmits a zero value, and is a one if all devices transmiting a zero value on the same clock cycle where one or more devices transmit a one value as a collision.


Because of this wired and collision mechanism, if a device transmits a zero value; it cannot determine whether any other devices are transmitting at the same time. If a device transmits a one value, it can monitor the resulting value on the SD signal to determine whether any other device is transmitting a zero value on the same clock cycle. In either case, if two or more devices transmit the same value on the same clock cycle, neither device, in fact, no device on the bus can detect the occurrence, and we do not define such an occurrence as a collision.

This collision mechanism carries over to the higher levels of the protocol, where if two or more devices transmit the same packet or carry on the same transaction, no collision occurs. In such cases, the protocol is designed so, that the transaction occurs normally. These transactions may occur frequently if two identical devices are reset at the same time and each initiates bus transactions, such as two processors each fetching bootstrap code from a single shared ROM device.

## Packet Protocol


The packet protocol uses the bitelevel mechanism to transmit information on the bus in units of eight bits or a unitiple of eight bits, while resolving potential collisions between devices which may simultaneously begin transmitting a packet. The transmission provides for the detection of single-bit transmission errors, and for controlling the rate of information flow, with eight-bit examinarity. The protocol also provides for the transmission of a system keep level (reset:

Each packet transmission begins with single start bit, in which SD always has a zero (driven) value. Then the bits of the first data byte are serially transmitted, starting with the least significant bits After transmitting the eight data bits, a parity bit is transmitted. It transmitted for transmission continues with additional data, a single one (released) bit is transmitted, in mediately followed by the least-significant bit of the next byte, as shown in the insure selaw.



MU 0023505


Otherwise, on the cycle following the transmission of each parity bit, any device may demand an additional delay of two cycles to process the data by driving the SD signal (to a zero value) and then, on the next cycle releasing the SD signal (to a one value), making sure that the signal was not driven (to a zero value) by any other device. Further delays are available by repeating the pattern of driving the SD signal (to a zero value) for one cycle and releasing the SD signal (to a one value) for one cycle, and ensuring that the signal has been released. Additional bytes are transmitted immediately after the bus has been one (released) on the "d" (delay) clock cycle, without additional start bits, as shown in the figure below.




Any Cerberus device may abort a transaction, usually begause of a detected parity error or a deadlock condition in a gateway, by drawing the SD signal (to a zero value) on the "d" (delay) and the "a "fabort) socies as well as the next ten cycles, for a total of 12 cycles. The additional ten cycles casure that the abort is detected by all devices, even under the adverse condition where a single-bit transmission error has placed devices into monistent, states. Each device that detects an abort drives the SD signal (to a erro value) to the cycles after its "a" (abort) cycle state, so in the most adverse case, an abort may have devices driving the bus to as many as \$2 consecutive cycles. The figure below shows a typical (12 cycle) transaction abort, followed by an infunction retransmission of the transaction.



Any Cerberus device may reset the Cerberus bus and all Cerberus devices, by driving the SD signal (to a zero value) for at least 33 cycles. This is sufficient to cusure that all devices receive the reset no matter what state the device is in prior to the reset. Transmission may resume after the SD signal is released (to a one value) for two cycles, as shown in the figure below.



The state diagram below describes this protocol in further detail: .




The table below describes the data output and aerons which take place at each state in the above diagram. The next state to reach state in the table is either column go-0 or go-1, depending on the value of the in column.

state	Out	lin	go-0	CA 1	action
_	_				
s	s	İs	0	S	s = 0 iff transmit first byte. Must wait in this
ł		1	1		state one cycle (with s=1) if transmitting a
_	<u> </u>	<del>[</del>		» »	néw transaction
0	do	10 🦼	1 1 1	100	bit 0 (LSB) of data If do &~ io, lose
		PA.	ALL A	1	arbitration.
1	d ₁	4.	2 🖏		bit 1 of data. It di &~ i lose arbitration.
3	d ₂	12	3	3,//	bit 2 of data. If de & 12, lose arbitration.
	dз	i3 👢	4	A	bit 3 of data. If 03 %~ i3, lose arbitration.
4	d ₄	j4. 🤻	5	5	bit 4 of data. It d ₄ &~ i ₄ , lose arbitration.
5	d5 🎤	15 W	6	6	bit 5 of data 15 d ₅ &~ i ₅ , lose arbitration.
6	d ₆	16	7	Z	bit 6 of data If d ₆ &~ i ₆ , lose arbitration.
7	dz 🔪	iz	<b>P</b> .	Þ	bit 7 (MSB) of data If d ₇ &~ i ₇ , lose
1	South a	1			arbitration.
11/19	Ď	10/	d	d	$p = \sim ^{i_{70}}$ (odd parity); abort if $p^{i_{p}}$ .
Q V	d	id	а	s/0	d = 0 iff transmit delay, abort, or reset. If
					id=1, go to state 0 if not last byte of packet:
					else state s.
а	а	ia	g	đ	$a = 0$ iff transmit abort or reset. If $i_a = 0$ ,
					abort transaction.
g	0	N/A	g/r	N/A	stay in state g 10 times, then go to state r.
r	r	İŗ	r	S	r = 0 iff transmit reset. If ir = 0 and have
					been in this state 12 times, reset device.
					10001 401100:

In order to avoid collisions, no device is permitted to start the transmission of a packet unless no current transaction is underway. To resolve collisions that may occur if two devices begin transmission on the same cycle, each transmitting device must monitor the bus during the transmission of one (released) bits. If any

of the bits of the byte are received as zero (driven) when transmitting a one (released), the device has lost arbitration, and must transmit no additional bits of the current byte or transaction.

A device which has lost the arbitration of a collision, or has suffered the occurrence of a transaction abort, may retry the transmission immediately after the transmission of the last byte of the current transaction, as shown in the figure below.




All other devices must wait one additional SC (clock) cycle before transmitting another message, as shown in the figure below. This ensures that all devices which have collided perform their operations before another set of devices arbitrate again.



All initiator-capable devices must enforce a time our limit of no more than 256 idle clock cycles between the packets of a transaction. After seeing this many idle clock cycles, at some time within the next 256 clock cycles, such devices must abort the current transaction transmitting a time out packet, which consists of two bytes of zeroes.

Slow devices may require more cycles between the transmission of packets in a transaction than are permitted as fille clock cycles. Such devices may avoid the time-out limit by delaying the completion of the transmission of the previous packet until the idle time is less than the time-out limit, as shown in the figure below. In this way, devices of any speed may be accommodated.



It is necessary that initiator-capable and other devices cooperatively avoid collisions between the time-out packet and transaction responses. The responsibility of the initiator devices is to inhibit transmission of a time-out packet if, before the time-out packet can be transmitted, some device begins transmitting, even if such a transmission begins after 256 idle clock cycles have elapsed. If the design of a target device ensures that no more than 256 idle clock cycles elapse between packets of a transaction, it need not be concerned of the possibility of a

朝·100

collision during the transmission of a response packet. Otherwise, the responsibility of the target devices is to inhibit transmission of a response if some other device begins transmitting a time-out packet after at least 256 idle clock cycles have elapsed.

A device which requires delay after an aborted transaction or a reset may cause such a delay by forcing the delay bit after the first byte of the immediately following transaction, as required. If in such a case, the device cannot keep a copy of the first byte of the transaction, it may force the transaction initiator to retransmit the byte by aborting that following transaction after a suitable delay has been requested.

## Transaction Protocol

A transaction consists of the transmission of a series of parters. The transaction begins with a transmission by the transaction further, which specifies the target net, device, length, type, and payload of the transaction, request. If the type of the packet is in the range 128.255 this target device responds with an additional packet, which contains a length, and type sode and payload. The transaction terminates with a packet with a type tend if the range 0.127, otherwise the transaction continues with packet transmission afternating between transaction initiator and the specified traget.

The general form of an initial packet is

The general form of subsequent packets is

L T po p1 ...... p11

MU 0023509

The range of valid values and the interpretation of the bytes is given by the following table:

Field	Value	Interpretation
n ₀ , n ₁	02 ¹⁶ -1	network address of target, relative to network address of transaction initiator. Value is zero (0) if target is on same bus as transaction initiator.
de	0255	device address, in this case, an absolute value, i.e., not relative to device address of transaction initiator.
L	0255	payload length, or number of bytes after transaction code (T)
T	0255	transaction code: If the transaction code is in the range of 0, 127, the transaction is terminated with this backet (Is the transaction code is in the ransaction continues with additional sackets.
po,p1,pL-1		Payload of transaction.

The valid transaction codes are given by the following table

1. March 1980	W W. A	All Market	9 60 x 60 x	
mnemonic 🖠	LK JAW		interpretation	
te 🤞	0	0	transaction error: bus timeout,	
	V.()		invalid transaction code, invalid	
	A COLUMN TOWN		address	
tc 💆	0	1	transaction complete: normal	i
		A STATE OF	response to a write operation	
/ d8	8/		data returned from read octlet	
		3127	reserved for future definition	
w8	10	128	write octlet	MU 0023510
™ r8	2	129	read octlet	1110
		130255	reserved for future definition	1

general transaction byte interpretation

All Cerberus devices must support the transaction codes: te, tc, d8, w8, and r8.

All Cerberus devices monitor SD to determine when transactions begin and end. A transaction is terminated by the completion of the transmission of the specified number of payload bytes in a transaction with code in the range 128.255, or by the transmission of an abort sequence. For purposes of monitoring transaction boundaries, only the L byte is interpreted; the value of the T byte (except for the high order bit) must be disregarded. This is of particular importance as many transaction codes are reserved for future definition. and the use of such

transaction codes between devices which support them must be permitted, even though other devices on the Cerberus bus may not be aware of the meaning of such transactions. A Cerberus device must permit any value in the L byte for transactions addressed to other devices, even if only a limited set of values is permitted for transactions addressed to that device.

Transactions addressed to a device which does not provide support for the enclosed transaction code or payload length should be aborted by the addressed target device.

The selection of the payload length L and transaction code T to the transaction error packet is of particular note. Because the value of all information bits of the packet is zero, it is guaranteed that a device which transmit, this packet will have collision priority over all others.

#### Write Octlet

The "write octlet" transaction cause eight bytes of data to be transferred from the transaction initiator to the addressed anget device at an octlet-aligned 16-bit device address. The transaction begins with a request packed of the form

# n₀ | n₁ | de | 10 | w8 | A₀ | A₁ | D₀ | D₁ | D₂ | D₃ | D₄ | D₅ | D₆ | D₇

The normal response to this request is of the form:

0 tc

The error response to this request is of the form:

0 te

The 16-bit device address is interpreted as an octlet address (not a byte address) and is assembled from the  $\Lambda_0$  and  $\Lambda_1$  bytes as (most significant byte is transmitted first).

15 8 7 0 A₀ A₁

MU 0023511

The data to be transferred to the target device is assembled into an octlet as (most significant byte is transmitted first):

	63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
ı	Do	_	C	)1		D ₂		D ₃	Г	D ₄	Т	D ₅	Г	D ₆	Т	D ₇
_	8			8		8		8		8		8	_	ρ	_	<del></del>

Side-effects due to the alteration of the contents of the octlet at the specified address are only permitted if the transaction completes normally. In the event that the write octlet transaction is aborted at or prior to the transmission of the  $\Lambda_1$  byte, the target device must make no permanent state changes. If the transaction

For evaluation only

microunity confidential

is aborted at or after the transmission of the D₀ byte, the contents of the octlet at the specified address is undefined. If alterations of the contents normally would cause side-effects in the operation of the Cerberus device or side-effects on the contents of other addressable octlets in the device, these side-effects must be suppressed.

If the addressed target device is not present on the Cerberus bus, the transaction will proceed to the point of transmitting the octlet data and then stop until the idle time-out limit is reached. At that point, one or more initiator-capable devices will generate an error response packet.

If the addressed target device is present on the Cerber's bus, but the 16-bit device address is not valid for that device, the target must generate an error response packet.

#### Read Octlet

The "read octlet" transaction causes eight bytes of data to be transferred to the transaction initiator from the addressed target dayies at an octlet-aligned 16-bit device address. The transaction begins with a regress packed of the form:

The normal response to this request is of the form:

The error response to this request is of the form

The 16-birdevice address is interpreted as an octlet address (not a byte address) and is assoubled from the  $\Delta_0$  and  $A_1$  bytes as (most significant byte is transmitted first).

MU 0023512

The data to be transferred to the target device is assembled into an octlet as (most significant byte is transmitted first):

Regardless of whether the transaction completes, the read octlet transaction must have no side-effects on the operation of the Cerberus device or the contents of other addressable octlets.

If the addressed target device is not present on the Cerberus bus, the transaction will proceed to the point of transmitting the octlet address and then stop until the idle time-out limit is reached. At that point, one or more initiator-capable devices will generate an error response packet.

If the addressed target device is present on the Cerberus bus, but the 16-bit device address is not valid for that device, the target must generate an error response packet.

## **Dedicated Octlets**

Certain octlet addresses are assigned by which all Certains devices may be identified as to device type, manufacturer, revision, and by which devices may be individually reset and tested. All or part of octlet addresses 0.7 are reserved for this purpose.

octlet	63 56 55 48 47 40 39 32 31 24 23 16 15 8 7 0
0	identify architecture
1	identify implementation
2	identify manufacturer
3	identify serial number
45	identify architectural features and options
6	specify operating modes
7	report operating status
8 2 ¹⁶ .1	not specified by Cerberus
	8 / 8 / 9

The octlets at addresses 0 through a thentifier the company which specifies the device architecture (e.g. Microl nity) the device architecture (e.g. Microl nity) architecture (e.g. Microl nity) architecture (e.g. Microl nity) architecture (e.g. Microl nity) architecture architecture (e.g. Microl nity), pattner), the device implementation and manufacturer architecturing version (e.g. 1,0,11,20), and potionally a unique device serial number. Addresses 0 through 2 are read/only; an attempt to write to these addresses may cause either a normal termination or an error response. Address 3 may be read/only or read/write.

octiet <u>63</u>	· · · · · · · · · · · · · · · · · · ·	16 15 0
°	architecture code	architecture revision
1	implementor code	implementor revision
2	manufacturer code	manufacturer revision
3	serial number	configurable address
	48	16

**Highly Confidential** 

The octlet at address 0 contains an architecture code and revision identifier. The architecture code and revision identifies each distinctly designed architecture version of a device. Normally, a change in the upper byte of the revision indicates a change in which features may have changed. A change in the lower byte of the revision signifies a change made to repair design defects or upward-compatible revisions.

The architecture code is a unique 48-bit identifier, comprised of the concatenation of a 24-bit unique company identifier 50, and a 24-bit value specified by the designated company. This code must not duplicate 48-bit identifiers specified for this purpose, or for other purposes, including use of unique identifiers for implementation codes, manufacturing codes, or in IEEE 1212.07 IEEE 802. IEEE 802 48-bit identifiers are specified in terms of a binary oddering of bits on a single line; for Cerberus, the ordering which is appropriate to that labelled "CSMA/CD and Token Bus," where bits are driven onto Cerberus with the least-significant bit of each byte first.

MicroUnity's architecture codes are specified by the following table:

Refer to the designated architecture specification for architecture revision codes.

⁵⁰Company identifiers are: 24-bit value assigned by authority of the IEEE. Ask for a 'unique company identifier, for your ogganization:

Registration Authority for Company Identifiers
The Institute of Electrical and Electronic Engineers
445 Hoes Lane

Piscataway NJ 08855-133 USA (908) 562-3812

MicroUnity's unique company identifier is: 0000 0000 0000 0010 1100 0101. Only MicroUnity may assign unique 48-bit identifiers that begin with this value. Others may assign 48-bit identifiers that begin with a 24-bit company identifier assigned by authority of the IEEE.

MicroUnity will, upon request, supply unique 48-bit identifiers for architectures, implementors, or manufacturers of designs which are fully compliant with the Cerberus Serial Bus Architecture. For assignment of identifiers, contact MicroUnity.

Craig Hansen, Chief Architect Registration Authority for Unique Ideutifiers MicroUnity Systems Engineering, Inc. 255 Caspian Drive Sunnyvale, CA 94089-1015 Tel: (408) 734-8100 Fax: (408) 734-8136

MU 0023514

The octlet at address 1 contains an implementation code and revision identifier. The implementation code and revision identifies each distinctly designed engineering version of a device. The implementation code is a unique 48-bit identifier, as for architecture codes. Normally, a change in the upper byte of the revision indicates a change in which features may have changed, or in which all mask layers of a device have been modified. A change in the lower byte of the revision signifies a change made to repair design defects or in which only some mask layers of a device have been modified.

Refer to the designated architecture specification for the values of the implementation code and revision fields.

The octlet at address 2 contains a manufacturer code and revision identifier. The manufacturer code and revision identifies each distinct manufacturing database of an implementation. The manufacturers code is a dupique 48 fat identifier, as for architecture codes. Changes in the manufacturer revision may result from modifications made to any or all mask layers to enhance yield or improve expected device performance.

Refer to the designated architecture specification for the values of the manufacturer code and register fields.

The octlet at address of optionally contains a unique device serial number or random number and optionally contains a configurable address register. If the octlet does not contain a serial or random number, it must contain a 64-bit zero value.

If the octlet comains a unique device serial number, it must be a unique 48-bit value, as for architecture codes.

If the octlet contains a random number, it must be a value chosen from a uniform distribution, selected whenever the device is reset.

The optional configurable address register permits a system design in which some devices are set to identical Cerberus device addresses at system reset time, and dynamically have their addresses moved to unique addresses by some Cerberus device. The configurable address register must be set to the address designated by the SN3..0 pins whenever the device is reset. A device which implements the configurable address capability must also implement either a unique device serial number or a random number, must implement the arbitration mechanism during responses from read-octlet requests, and must ensure that all devices which are originally set to the same address at reset time respond to a read-octlet with identical latency. An initiator device on Cerberus may set the configurable address register by reading the entire octlet at address 3, reading both the serial/random number and the configurable address register. By the use of the bitwise arbitration mechanism, only one device completes the read-octlet response packet. Then, the initiator device writes a value to octlet address 3, where the first 48 bits of the value written must match the value just read. All target devices then examine the first 48 bits of the value written, and only if the value matches the

contents of the serial/random number on the device, uses the last 16 bits⁵¹ to load into the configurable address register. The initiator will repeat this process until there are no more devices at the original/reset address, at which time a bus timeout occurs on the read-octlet transaction.

The octlets at addresses 4 and 5 contain architecture parameters. Values are device-architecture-dependent and implementor-independent; refer to the designated architecture specification for information. Addresses 4 and 5 are read/only; an attempt to write to these addresses may cause-either a normal termination or an error response.

octlet	63					<b>*</b>	0
4	Г	architecture	parameters	not	specified by	Cerberus	
5	Г	architecture	parameters	not	specified by	/ Cerberus	

Octlet 6 designates overall device settings: Values in address 6 are changed only by external devices and not by the device usell; this resister is read/write. Two bits of the first byte have standard meaning for all of externs devices. Bits 61.0 are not specified by Cerberus except by the restriction that these values are changed only by external devices for by the device itself; refer to the designated architecture specification for information.

Writing a one to bif 63 to of octlet 6 sales the device to perform a device circuit reset, which is educated, to the reset performed by driving the SD signal (to a zero value) for to or most cycles and sets, the driver to an initial state in which previous device state may be lost, previous controls settings may be lost and variable power settings are sets to a minimal functional value, after which bits 63 and 62 of the status register below are set; (to ones).

Writing a one to bit 62, 2, of order 6 causes the device to perform a device logic clear, which initializes the device to a known, quiescent, initial state, in which previous device state may be lost, but does not affect control register settings related to variable power settings, after which bits 63 and 62 of the status register below are set to ones).

Writing a one to bit 61, s, of octlet 6 causes the device to perform a self-test, after which previous device state may be lost, and after which bit 62 of the status register below is set (to one) if the self-test yields satisfactory results. Bit 63 of the status register below is set (to one) at the end of the self-test.

octlet	63	62	61	60						. 0	_
6	r	C	5	other	device	settings	not	specified	by	Cerberus	7
	7	1	1				61				_

⁵¹A 16-bit field provides for the possibility of configuring devices which respond to addresses directly that have net numbers set, thereby blurring the dividing line between Cerberus net addresses and device addresses. Gateway designers might want to consider this possibility.

**Highly Confidential** 

Octlet 7 designates device statis. Values in address 7 are normally modified only by the device itself, except when an external device may clear status or error conditions; this register is read/evrite. However, the only valid data which can be written to this register is a zero value, which clears any outstanding status or error reports. Two bits of the first byte have standard meaning for all Cerberus devices. Bits 61.0 are not specified by Cerberus except by the restriction that these values are modified only by the device itself except for clearing by an external device; refer to the designated architecture specification for information.

Bit 63, c, of octlet 7 indicates whether the device has completed reset, clear, or self-test.

Bit 62, s, of octlet 7 indicates whether the device has successfully completed reset, clear, or self-test.

octlet 63 62 61


7 Cs other device status not specified by Cerberus

Octlets at addresses 8..216.1 are non-specified by Cerberus. Refer to the designated architecture specification for information.

#### **Gatewavs**

The Cerberus bus may be extended into a network of buses using a gateway. Gateways connects between buses that use the wired and signalling protocol described above. A gateway attacks to allocal Cerberus bus and receives and retransmits bus refuests and responses over a linkage to other gateways, thereby reaching to additional Cerberus buses. This document does not specify the protocol used to link gateways.

The diagram below shows a gateway network connecting several Cerberus buses:



MU 0023517

Each Cerberus bus in a Cerberus network may, for specification purposes, be assigned a unique network number, in the range 0..216.1. These network numbers never appear directly in Cerberus device addresses, as the target network byte specified in the request packet of a Cerberus transaction contains only a relative net number: the target net either minus, or xor'ed with, the initiator net. Thus, the relative target network address is always zero when the initiator and the target are on the same Cerberus bus, and is always non-zero when they are on different busses.

A Cerberus bus permits only one transaction to occur at a time. However, a Cerberus network may have multiple simultaneous transactions, so long as the target and initiator network addresses are all disjoint. In more precise terms, the network addresses must satisfy the relations:

target; ≠ initiator; target; ≠ target; initiator; ≠ initiator;, for all i ≠ MU 0023518

A Cerberus network may set more restrictive conditions for simultaneous transactions by its internal design, as required by limits of performance or bandwidth of the gateway network. When these conditions are not satisfied, one or more transactions may be selected to be aborted on the local Cerberus bus on which they are initiated by any fair scheduling mechanism.

Each local Cerberus bus is connected to the galeway network by exactly one gateway. When a request packet of a transaction is received by a gateway on a local Cerberus bus, the tirst byte of the packet specifies after number. If this byte is non-zero, the gateway, which we will designate the infiltator gateway, must carry this transaction across, the gateway network. This number is interpreted as a signed byte, relative to the initiator gateway, and specifies a gateway to be the target of the transaction, which we will designate the target gateway. We will refer to the local Cerberus thus to which the initiator gateway is attached as the initiator bus, and the bus to which the starget gateway's attacked as the initiator


The request gracker is carried via the initiator gateway, through the gateway nervork, to the farget gateway, which then re-transmits the packet on the target biss. When the request packet is re-transmitted on the target bus, the network number byte is zero, designating a target on the target bus. The initiator gateway may delay transmission of the request packet on the initiator bus as required to limit or manage the flow of information through the gateway network, between each byte of the request packet. The initiator gateway must also delay transmission at the end of the last byte of the request packet in order to ensure that packet aborts on the target bus are propagated back to the initiator bus. The initiator gateway must also ensure that a target device which responds just barely within the time-out limit on the target bus does not cause a time-out on the initiator bus, generally by asserting a delay on the initiator bus until this condition can be assured.

When a response packet is generated on the target bus (which may be from either the addressed target or some time-out generator), the packet is carried in the reverse direction by the gateway network. This response and any further packets are carried until the end of the transaction. The contents of the response and further packets are not changed by the gateway network.

When a local Cerberus bus reset is received by a gateway, the reset is carried by the gateway network and each other gateway then re-transmits a reset transaction on all other local buses.

# Repeater

A Cerberus bus may be extended by inserting repeaters. A concater electrically separates two segments of a Cerberus bus, but provides a transparent linkage between these two segments. Using a repeater is advantageous when the capacitive load or clock skew between Cerberus devices on a large bus would require a reduction in the clock rate. The system desirner must ensure that device addresses remain unique across what is logically a surgle sensit bus.



Generally, a repeater will repeat each request packet seen on one side of the repeater on the other side, with a delay of at least one clock cycle. If two transactions appear nearly simultaneously on each side of the repeater, the repeater must abort one of the transactions and permit the other to be repeated. This arbitration must be performed fairly, such as by alternating which side of the repeater is preferred on consecutive collisions.

A simple repeater continues until the end of the transaction by repeating the response packets, which may appear on the same or opposite side as the original request packet of the transaction.

If the topology of the Cerberus is constructed so that only target devices exist on one side of the repeater, the design may be simplified by the elimination of the arbitration function. In such a case, transactions may only originate from the side designated to contain initiator-capable devices.

A more sophisticated repeater may "learn" which addresses are on each side of the repeater, and only repeat transactions which need to cross the repeater to be completed. Alternatively, a repeater may be constructed with knowledge of the


For evaluation only

- 307 _____microunity confidential


addresses to be placed on each side, such as addresses 0..127 on one side and addresses 128..255 on the other, again permitting the selective repeating of packets across the repeater.

# Synchronous Repeater

A very simple form of repeater may be employed to divide up the capacitive and leakage load on the SD signal of a Cerberus bus into two or more segments, when a common SC clock reference is used.




The synchronous repeater samples each electrically-isolated segment of a logically-single Cerberus bus on the falling edge of each SC clock cycle, then broadcasts the logical AND of all the values on each segment during the SC clock low period.



day by a factor of n, though two bus settling periods now occur on each SC clock period, so the speedup is approximately  $\frac{n}{2}$ .

This circuit can be economically implemented using a single TTL '621 part and a pull-up resistor:




# Icarus Interprocessor Protocol

MicroUnity's Icarus interprocessor protocol uses Hermes high-bandwidth channels to connect Terpsichore processors together, either directly or through external switching components, permitting the construction of shared-memory, coherently- or incoherently- cached multiprocessors. Icarus uses Hermes in the "Dual-Master Pair" configuration, and can be extended for use in "Multiple-Master Ring" configurations.


Internal daemons within Terpsichore perform and respond to Hermes write operations upon which the Icarus interprocessor communication protocol is embedded. These daemons provide for the generation of memory references to remote processors, for access to Terpsichore's local physical memory space, and for the transport of remote references to other remote processors.

# Interprocessor Topologies

The simplest multiprocessor configuration that can be built with the Icarus protocols is a dual-processor:



The diagram below represents the same dual-processor system, in a simpler notation:



In the configuration above, a pair of Hermes channels are connected together to form an Icarus Interprocessor link in the Dual-Master Pair configuration. A Cerberus bus connects all the system components together to facilitate system

configuration. The Terpsichore processors all run off of a common frequency clock, as required by the Hermes channels that connect between processors.

Dual Terpsichore processors with dual Icarus links may use both links to enhance system bandwidth:



Dual-processor Terpsichore with Icarus interprocessor link

A Terpsichore processor's dual Icarus links, each in the Qual-Master Pair configuration may connect to two different processors. Using the Icarus Transponder daemons in each processor, several processors may be interconnected into a linear network of arbitrary size.




The Icarus links may also join at the ends of the linear network, forming a ring or arbitrary size.




In the configuration above two Icarus links are connected to each Terpsichore processor forming a single ring

By connecting Icarus links into 4-master rings, providing Hermes master forwarding for responses, using the Icarus Transponder daemons in each processor, processors may be interconnected into a two-dimensional network of arbitrary size:



In the configuration above two Icans links are connected to each Terpsichore processor, forming a single ring.


Other multidimensional topologies can be constructed by using multimaster rings as basic building blocks. Am master ring (ns4) of Terpsichore processors has n Icarus link-pairs available for connection into dual-master or multi-master configurations. For example, with a 4-master ring.



MU 0023525

These building blocks can then be assembled into radix-n switching networks:

By connecting Icarus links to external switching devices, multiprocessors with a large number of processors can be constructed with an arbitrary interconnection topology:



In the configuration above, two Icarus links connect each Terpsichore processor to a switching fabric consisting of Hydra switches.

# Link-level and Transaction-level Protocol

Icarus uses the Fermes protogol at the link level, and uses Hermes operations to embed a transaction-level protogol.

# Two-packet link-action nomenclature


We designate the term "link action" of describe the low-level packet protocol used between a flermes master flevice and a flermes slave device. The packets that make up a link action contain a three bit link-action identifier, or "lid," which permit up to eight outstanding link-actions to be in progress at any point in time.

Link-actions consist of two actions. Each packet transmitted on the Hermes ring corresponds to an action:

Request	the action taken by a requester to start the transaction.
Response	the action taken by the responder to finish the transaction.

Link-action nomenclature

These actions and their relation to the data flow is shown below:



Four-packet transaction nomenclature

We designature the term "transaction" to describe the upper-level packet protocol used when embedding a four packet or "split" transaction above the link-level Hermes packet protocol

Transactions are used when the latency of a transaction may require that more than eight actions are outstanding at a point in time, in order to maintain the desired throughput of the protocol. Embedding the transaction protocol above the link-action protocol, limits the amount of link-level state which must be implemented.

Certain of the parties that make up a transaction contain an eight-bit transaction identifier, of 'tid,' which permit up to 256 outstanding transactions to be in propries at anypoint in time. These packets also contain link-action identifiers, juds which connect these packets with others which are part of the transaction, but do not contain a tid.


Transactions consist of four actions. Each action results in one or more link-level Hermes packets transmitted on the channels:

Request	the action taken by a requester to start the transaction.
Indication	the reception of a request by a responder.
Response	the action taken by the responder to finish the transaction.
Confirmation	the reception of the response by the requester

Transaction nomenclature

MU 0023527

These actions and their relation to the data flow is shown below:



The following table shows the relationship between transaction-level actions and link-level actions, showing typical transaction messages and link-action commands:

	2 6 4 4 4 4	# VV X X X	
Transaction-	Typical transaction	Link-level	Link-action command
level action	message / V	actions	CA
Request	read/write-sizelet	Request *	write-octlet
	request		
Indication	Remote-indication		write-response
Response	read/write-sizelet	Request	write-octlet
	discobo@co # #	3 mill file.	
Confirmation	Remote confirmation	n Response	write-response
. 4	Transaction protocol for	or Icarus Reques	ter Daemon

# Icarus Action Format

### Request and Response actions

A series of link-level write octlet operations comprise an Icarus request or response action. The address of the write operation contains target routing, transaction-id, commands and sequence information in the following format:

A remote request is a write octlet to an address of the form:

31	16	15	8	70,
node	€	ti	d	com
16		8	3	6

with data of the form:



The tid field contains an 8-birtransaction id code which must be returned along with the remote response. The tid field value must be unique among all transactions originating from a node, but tid field values of transactions originating from distinct nodes may be equal.

The com field contains a 6-bit command code which, in the first octlet, designates the operation to be performed an a request action or the result returned in a response action if the command code is in the range 0.31, in successive octlets, the value of the com ligid indicates whether the number of octlets to follow (0.9), such that the last order of a message contains a com field with a 0 value.

The node field contains a 16-bit node address which is the target of the action.

MU 0023529

esch.

When embedded into a link-level write octlet operation, the Terpsichore requester daemon request appears on the Hermes in the form:

7	0
ma 2 lie	1
com	
tid	
node ₇₀	
node ₁₅₈	
octletes56	
octiotsan	
octietaran	,
octletag32	
octletat24	
octlet23,.16	gi in
octlet ₁₅₈	N.
octletz.6	1
<b>N</b> oheck	
10 A 10 A 10 A 10 A 10 A 10 A 10 A 10 A	

A transaction which that a payload of one select more use a link-level write octlet operation. A transaction which has a payload of preater than one octlet may successively use link-level write octlet operations of transmit the payload.

### Indication and Confirmation actions

Indication and Confirmation actions consist of a series of link-level write octlet response packets, one for each octlet of the Request and Response actions.

### Icarus Réquester Daemor

When Terpsichore attempts a load or store to a physical address in which the high-order 16 bits are non-zero, the memory at that address is assumed to be present in the memory space of a remote Terpsichore processor. The Icarus Requester-Daemon is an autonomous unit which attempts to satisfy such remote memory references by communicating with an external device, either another Terpsichore processor or a switching device which eventually reaches another Terpsichore processor.

These remote references are characterized by an eight-byte physical byte address, of which two bytes are used for specifying a processor node, and the remaining six bytes are used for specifying a local physical address on that processor node.

The Icarus Requester Daemon associates each remote memory reference with a transaction identifier⁵² of eight bits, permitting up to 256 such remote references to be outstanding at any time; however, implementation limits within Terpsichore may set a smaller bound.

The Icarus Requester Daemon takes the role of the Transaction Requester, and an external device takes the role of the Transaction Responder. The daemon generates writes to a specified byte-channel and module address, which causes an external device to read or write remote octlets or cache lines in a remote memory. The daemon may have as many as two53 link-level write requests outstanding at any point in time.

Terpsichore contains two such requester daemons which are concurrently to two different byte-channel and/or module addresses.

The Icarus Responder Daemon are his writes from a specified byte-channel and module address, which enable an external device to generate transaction requests to read or write octates or cache lines in the Lensichore's local memory, or to generate Terpsichore events. The daemon also generates link-level writes to the same external device to communicate the terponses to these transaction requests back to the external device

Terpsichore contains two such responder daemons which are concurrently to two different byte channel and/or module addresses.

An external device takes the vole of the Transaction Requester, and the Icarus Responder takes the role of the Transaction Responder.

# Icarus Transponder Daemo

The Itarus Transponder Daemon accepts writes from a specified Hermes channel and module address, which enable an external device to cause an Icarus Requester Daemon to generate a request on another Hermes channel and module address.

Terpsichore contains two such transponder daemons which act concurrently (back-to-back) between two different byte-channel and/or module addresses.

⁵²The term "sequence number" is avoided here, because the transaction-tags are not necessarily sequential in nature.
53 The number of link-level requests to be outstanding is still under study.

# MU 0023532

### Icarus Request


The following table summarizes the commands used for Icarus requests and responses (response command shown in **bold**):

code	command	payload
		(octlets)
0	last octlet of multi-octlet command	ľ
19	continuation octlet of multi-octlet command	1.
1019	Reserved	
20	read incoherent strong cache-line	1
21	read/add/swap octlet response	1
22	read incoherent weak cache-line	1
23	write response	1
24	read allocate strong octiet	1
25	read noallocate strong octlet	1
26	read allocate weak octiet	1
27	read noallocate weak octiet	1
28	read allocate strong hexiet	1
29	read noallocate strong hexlet	1
30	read allocate weak hexlet	1
31	read positiocate weak hexist > // **	1
32	read hexlet response	2
33	read incoherent cache-line response	8
34	read coherent cache-line response	9
3536	Reserved	
37	read coherent strong cache-line	2
38	Reserved	
39	read coherent weak cache-line	2
4051	Reserved A A A A A A A A A A A A A A A A A A A	
52	write coherent strong cache-line	10
53	write incoherent strong cache-line	9
54/	write coherent weak cache-line	10
55	write incoherent weak cache-line	9
56	write allocate strong octlet	2
57	write noallocate strong octlet	2
58	write allocate weak octlet	2
59	write noallocate weak octlet	2
60	write allocate strong hexlet	3
61	write noallocate strong hexlet	3
62	write allocate weak hexlet	3
63	write noallocate weak hexlet	3
64	add-and-swap allocate strong octlet little-endian	2
65	add-and-swap noallocate strong octlet little-endian	2
66	add-and-swap allocate weak octlet little-endian	2
67	add-and-swap noallocate weak octlet little-endian	2


6879	Reserved	
80	add-and-swap allocate strong octlet big-endian	2
81 .	add-and-swap noallocate strong octlet big-endian	2
82	add-and-swap allocate weak octlet big-endian	2
83	add-and-swap noallocate weak octlet big-endian	2
84	compare-and-swap allocate strong octlet	3
85	compare-and-swap noallocate strong octlet	3
86	compare-and-swap allocate weak octlet	3
87	compare-and-swap noallocate weak octlet	3
88	multiplex-and-swap allocate strong octlet :	3
89	multiplex-and-swap noallocate strong octlet	3 (
90	multiplex-and-swap allocate weak octlet	3 ·
91	multiplex-and-swap noallocate weak octiet	3
92	multiplex allocate strong octlet	3
93	multiplex noallocate strong octfet	3
94	multiplex allocate weak octlet	3
95	multiplex noallocate weak office	3
96-255	reserved	

arus Request commands


A remote (add,swap,or, and) octlet request is data of the form



A remote read acoherent strong weak cache-line request is data of the form:



A remote read coherent (strong, weak) cache-line request is data of the form:



MU 0023533

A remote write incoherent cache-line request is data of the form:

63		0
	address	
	bytes 07	
	bytes 815	
	bytes 1623	
	bytes 2431	
	bytes 3239	<b>A</b> .
	bytes 4047	\$ N. V
	bytes 4855	///
	bytes 5663	4.4
	64	Allen V


A remote write coherent cache-line request is data of the form

63		0
	address	
	🍇 coherence tag 🥒 🦽	
	bytes 0.,7	
	/ bytes 8.15	
	bytes 1623	
	bytes 2431 💉 🥒	
	bytes/3239	
	bytes 4047	
	*/ bytes 48,55 / */	
	bytes 5663	

A remote tend (allocate,noallocate) (strong,weak) octlet request is data of the form:

. 4	63	<b>3</b> 2	-108v	0
).	4	-	address	
	-		64	


A remote write {allocate,noallocate} {strong,weak} octlet request is data of the form:



A remote read {allocate, noallocate} {strong, weak} hexlet request is data of the form:



A remote write {allocate,noallocate} {strong,weak} hexlet request is data of the form;



# Icarus Indication

An Icarus Indication consists of a link level write response packet for each link-level write issued as an Icarus Request. Each link level write-response packet contains the lid value of the link-level prites quest packet. This serves both the link-level purpose of issuing a response and the ability to receive additional link-level requests and a transaction-level indication of receipt of the request and the ability to receive additional formation of receipt of the request and the

# Icarus Response

Icarus Responses consist of a series of one or more link-level write-octlet operations. The low-order bits of the addresses of the write operations contain commands and tid information, and the data is the contents read from memory.

The order stream contains transaction level responses from the Terpsichore Responses daemon, which are summarized in the table below:

com	command	payload (octlets)
0	termination	(001,010)
19	continuation	
1022	Reserved	
23	write response	1
2431	Reserved	
32	read/add/swap octlet response	2
33	read hexlet response	3
34	read incoherent cache-line response	9
35	read coherent cache-line response	10
7-255	reserved	<del>-   · · · -</del>

Icarus Response codes


**Highly Confidential** 

The com field contains an 8-bit message command, as given in the table previously.

The tid field contains the 8-bit transaction id code used in the request message.

The node field contains the 16-bit processor number used in the request message.

A remote {read,add,swap} octlet response is data of the form:



A remote read hexlet response is data of the form:



A remote read incoherent cache line response is data of the form:



A centore write response is data of the form

N	63		0
6		0	
		64	

A remote read coherent cache-line response is data of the form:

63	7.00	
	coherence tag	
	bytes 07	· · · · · · · · · · · · · · · · · · ·
	bytes 815	
	bytes 1623	
	bytes 2431	
	bytes 3239	
	bytes 4047	
	bytes 4855	7 N
	bytes 5663	4,4
	C.A	Aug Wa

A remote write coherent cache-line response is data of the form

63 0 Coherence tag

# Icarus Confirmation

An Icarus Confirmation consists of a link-level write response packet for each link-level write assued as an Icarus Response Bach link-level write-response packet contains the lid value of the link-level write-request packet. This serves both the link-level prieses of issuing a response and indicating the ability to receive additional link-level requests and a transaction-level confirmation of receipt of the response and the ability to receive additional transaction-level requests.

# <u>Deadlock</u>

The dearns Requester, Responder, and Transponder daemons must act capparatively to avoid deadlock that may arise due to an imbalance of requests in the system which prevent responses from being routed to their destination.

The requirements vary depending upon the characteristics of the system configuration, and the mechanisms for deadlock avoidance are still under study.

Principal mechanisms to employ are cycle-free-routing of requests, and the means to prioritize responses above requests in forwarding priority.

# Error handling

The link-level packets contain a check byte which is designed to detect single-bit transmisstion errors in the Hermes channel.

**Highly Confidential** 

When either party in an Icarus transaction receives a packet with a check error, it immediately shuts down input processing to avoid encountering further errors, as may arise from errors which disrupt the parsing of packets. It also generates an error packet, which ensures that the other party is notified of the error.

The target of an Icarus transaction must maintain a copy of the link-level address of the most recent correctly received link-level write operation in a Cerberus register. Terpsichore then will clear the error using the Cerberus channel, resetting the Hermes input processing. Each party then re-issues any outstanding link-level transactions.

The contents of the address field in the link-level protocol is used to ensure that the error handling mechanism does not result in missing on repeated operations. This is important, because unlike the link-level protocol, the transaction-level protocol contains non-idempotent operations.

Se - 1

```
1.64
                   r3,-1(r8)
G.MÜLADD 8.
                   r4,r3,k10,r4
L 64
                   r3,0(r8)
G.MULADD.8
                   r4,r3,k11,r4
1.64
                   r3:1(r8)
G.MULADD.8
                   r4,r3,k12,r4
A.ADD
                   r2.r8.row
L.64
                  r3,-1(r2)
G.MULADD.8
                   r4,r3,k20.r4
L.64
                   r3.0(r2)
G.MULADD.8
                   r4,r3,k21.r4
L.64
                  r3.1(r2)
G.MULADD.8
                  r4,r3,k22,r4
G.COMPRESS.16
                  r4,r4,8
S.64
                  r4,0(r9)
A.ADD
                  r8,8
A ADD
                  r9,8
B NF
                  r8,r10,1b
```

With some obvious reordering of the address computation instructions, this can run in 10 cycles, assuming single-cycle latency for GMULADD. Loop unrolling can be used to handle greater latency. The inner loops 30 cycles per eight pixels, or 0.8 pixels/cycle. Counting each multiply as 8 operations and each multiply and add as 16 operations, we are running at 84.8 3 6=136 operations/loop / 10 cycles/loop = 13.6 operations/cycle.

Note that our design actually loads each pixel nine times, which is making good use of "excess" loads and width and data caching.

### Filtering of Calor Image

For a color image, we assume that the image is made up of pixels each 32 bits in size, 8 bits for each of red, green, blie, and alpha. We treat each component identically, so the same algorithm is used, but the offsets change slightly. A C version of the cade is:

The assembler coding of the inner loop is:

```
A.SUB
                   r2,r8,row
L.64
                   r3,-4(r2)
G.MUL.8
                   r4,r3,k00
L.64
                   r3.0(r2)
G.MULADD.8
                   r4,r3,k01,r4
L.64
                   r3,4(r2)
G.MULADD.8
                   r4,r3,k02.r4
L.64
                  r3,-4(r8)
```

MU 0023539

```
G.MULADD.8
                   r4.r3.k10.r4
                   r3.0(r8)
G.MULADD.8
                   r4.r3.k11.r4
                   r3.4(r8)
G.MULADD.8
                   r4,r3,k12,r4
A.ADD
                   r2.r8.row
L.64
                   r3.-4(r2)
G.MULADD.8
                  r4,r3,k20,r4
L.64
                   r3.0(r2)
G.MULADD.8
                   r4,r3,k21,r4
L.64
                   r3.4(r2)
G.MULADD.8
                  r4,r3,k22,r4
G.COMPRESS.128 r4,r4,8
                  r4,0(r9)
A.ADD
                  r8,8
A.ADD
                  r9.8
B.NE
                  r8,r10,1b
```

This uses the same algorithm as for the color image, above. Operations are performed at the same rate, but since a pixel is represented by 32 bits, the pixel rate is four times slower. The inner looperups at 40 cycles per 2 pixels, or 0.2 pixels/cycle.

### Conversion of Monochrome to Cold

To convert a monochrome image to a colon image, we must triplicate each monochrome pixel fevel; into levels for relegion green, and tolue. The alpha level might be set to a constain level of 255 or merged in from a separate array. void Monochroma to coloring are, inite ast, introduction.

Monochrome To Color (Interior, Interior), int i;

```
for (I=0; II=pcount; i++);

dst[i]=src[i];

dst[4*i+1]=src[i];

dst[4*i+3]=255;

dst[4*i+3]=255;
```

White results in the following inner loop (addressing operations and loop overhead omitted - they do not influence the operation count):

```
1.
         L.64.B
                             r4,0(r8)
         G.SHUFFLE.16
                             r2,r4,r4
                                                #r5 contains -1
         G.SHUFFLE.16
                             r8.r4.r5
         G.SHUFFLE.8
                             r6,r2,r8
         G.SHUFFLE.8
                             r8,r3,r9
         S.128.B
                             r6,0(r9)
         S.128.B
                             r8.16(r9)
         A.ADD
                             r8,8
         A.ADD
                             r9.32
         B.NE
                             r8,r10,1b
```

The above sequence is 4 cycles per 8 pixels, or 2.0 pixels/cycle.

void MonochromeWithAlphaToColor(int8 *src, int8 *alpha, int8 *dst, int pcount) { int l;

# **Highly Confidential**

```
for (i=0; i!=pcount; i++) {
           dst[i] = src[i];
dst[4*i+1] = src[i];
dst[4*i+2]= src[i];
           dst[4*i+3] = alpha[i];
Which results in the following inner loop:
1:
           L.64.B
                                 r4.0(r8)
           L.64.B
                                 r5.0(r9)
           G.SHUFFLE.16
                                 r2,r4,r4
           G.SHUFFLE.16
                                 r8,r4,r5
           G.SHUFFLE.8
                                 r6,r2,r8
           G.SHUFFLE.8
                                 r8,r3,r9
           S.128.B
                                 r6,0(r10)
           S.128.B
                                 r8,16(r10)
           A.ADD
                                 r8,8
           A.ADD
                                 r9,8
                                 r10.32
          B.NE
                                 18,111a
```

The above sequence is 4 cycles

# Conversion of Color to

To convert a color image to a monochrome image, a weighted sum of the red. green and blue components is generated. These waights, k0, k1, and k2, are selected so that 10 k1 k2 256 so overflow sives not occur. The resulting weighted sum is trungated rather than rounded, again, to avoid the possibility of overflow.

void ColorToMono t pcount, int8 k0, int8 k1, int8 k2) { int i:

ocount: i++

high results in the following inner loop:

```
L.128 B
                   r2.0(r8)
G.DEAL.16
                   r2,r2,r3
                                            #k0k1...k0k1k200...k200
L.128.B
                   r4, 16(r8)
G.DEAL.16
                   r6.r4.r5
                                           #k0k1...k0k1k200...k200
G.DEAL.8
                   r2.r2.r6
                                           #k0k0...k0k0k1k1...k1k1
G.DEAL.8
                   r4,r3,r7
                                           #k2k2...k2k20000...0000
G.MUL.8
                   r6,r2,k0
G.MULADD.8
                   r6,r3,k1,r6
G.MULADD.8
                   r6,r4,k2,r6
G.COMPRESS.16
                   r6,r6,8
                                            #toss away low precision
S.64
                   r6,0(r9)
A.ADD
                   r8,32
A.ADD
```

MU 0023541

The above sequence is 8 cycles and writes 8 pixels, or 1.0 pixels/cycle.

r9.8

r8,r10,1b

### Highly Confidential


B.NE

The code below performs the same action, but also saves the alpha value into a second destination array.

```
void ColorToMonochrome(int8 *src, int8 *dst, int8 *alpha, int pcount,
          int8 k0, int8 k1, int8 k2) {
     for (i=0, i!=pcount; i++) {
          dst[i] = (src[4^*i]^*k0 + src[4^*i+1]^*k1 + src[4^*i+2]^*k2) >> 8;
          alphafil = src[4*i+3];
Which results in the following inner loop:
         L.128
         G.DEAL.16
         L.128
         G.DEAL.16
         G.DEAL.8
         G.DEAL.8
         G.MUL.8
         G.MULADD.8
         G.MULADD.8
         G.COMPRESS.1
                                                                   w precision
The above sequen
```

# Image Warping

Image warping is the general process of selectively stretching and shrinking an image to make it appear to fit into a new shape, such as stretched around a sphere, or drawn on a surface that is tilted with respect to the viewing surface. A principal data structure used to generate such an effect is a set of decimated copies of the image, as shown in the diagram below. These are of particular value because interpolation of the elements of these copies produces a properly antialiased spatially warped image. Note that the total size of this structure is always exactly four times larger than the original image. Each subarray is a copy of the image decimated in either the x or y direction, or both. The images get smaller and smaller going right and down in the array, until the image scaches a single dot. The original image need not be square or have sizes that are powers of two for this structure.



In the sections below, we explore two parts of the problem, the creation of the array containing this decimated image, and the antialiased selection of items in the table. These are the parts of the process which must be performed in real time for

real-time application of this process, the creation of the warping maps can often be precomputed, and are a function of the rendering system used.

### Decimation of Monochrome Image

The process of generating the decimated images above can be divided into two parts, decimating in the horizontal direction only, and decimating in the vertical direction only. The former generates all the blocks to the right of the original image, and the latter generates the remaining blocks from those in the top row. This divides the problem into two parts, each using one-dimensional filtering, which is a great advantage because the amount of computation grows only linearly with the size of the filter function, rather than quadratically when using twodimensional filtering.

Our first example is the one-dimensional horizontal filter. We use a 5-point filter, specified by coefficients k0..k4 to specify the filter These weights, k0..k4, are selected so that k0+k1+k2+k3+k4 = 256, so overflow does not occur. The resulting weighted sum is truncated, rather than rounded, again, to avoid the possibility of overflow.

```
void HorizontalDecimationMonochrome(int8 sint8 k0, int8 k1, int8 k2, int8 k3 int8 k
                                                                                            nt seew int drow, int poount,
```

```
for (k=0.i=0; k!=pcour
          for (i=0: its drow
Which results in
```

r6 r6 r7

```
r4.r6.k0
G.MULADD.8
                   r4.r7.k1.r4
                   r6,0(r8)
L.128
G.DEAL.8.
                   r6.r6.r7
G.MULADD.8
                   r4,r6,k2,r4
G.MULADD.8
                   r4,r7,k3,r4
                   r6,2(r8)
L.128
G.DEAL.8
                   r6,r6,r7
G.MULADD.8
                   r4,r6,k4,r4
G.COMPRESS.16
                   r4,r4,8
S.64
                   r4,0(r9)
A.ADD
                   r8,16
A.ADD
                   r9,8
B.NE
                   r8,r10,1b
```

MU 0023544

This inner loop is 9 cycles per 8 pixels, or 0.9 Gpixels/sec, when the filter kernel size is 5 pixels wide. (For 3 pixels wide, the rate is 6 cycles per 8 pixels, or 1.3 pixels/cycle.)

```
When decimating in the vertical direction, the rate is eyen higher still:
void VerticalDecimationMonochrome(int8 *src, Int 8 *dst, Int srow, Int drow, Int pcount,
          int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) {
     int i,j,k;
     for (k=0,i=0; k!=pcount; ) {
          for (i=0; i!=drow; i++) (
               dst[k++] = (src[i-2*srow]*k0 + src[i-srow]*k1 + src[i]*k2 +
                         src[i+srow]*k3 + src[i+2*srow]*k4 )>>8:
            =srow+srow-drow:
Which results in the following inner loop:
1:
         A.SUB
                              r2,r8,rowt2
         L.64
                              r3,0(r2)
         G.MUL.8
         A.SUB
         L.64
         G.MULADD.8
         L.64
         G.MULADD.8
          A.ADD
          L.64
```

This runs in 6 cycles per 8 pixels, or 13 pixels cycle. (For 3 pixels wide, the rate is 4 cycles per 8 pixels, or 2 pixels/cycle.)

To separate the decimated array shown above, for a  $n^2$  image,  $n^2$  pixels are generated in the horizontal direction, and  $2n^2$  pixels are generated in the vertical direction. Using 5 pixel filter functions, this takes:  $n^2/0.9 + 2n^2/1.3 = n^2*(1/0.9+2/1.3) = 2.63*n^2$  cycles. Thus, a  $1024^2$  image can be decimated in 2.8 Mcycles.

It is also possible to simultaneously decimate in the vertical and horizontal direction. While this may be more expensive that separately decimating in each direction, it permits the use of filter functions which do not factor into two parts. For this example, we assume a 2:1 decimation rate in each direction, and a 3:3 filter kernel. Real applications of decimation may use larger filter kernels, but this size serves to illustrate the techniques used. We assume here that pcount is a multiple of drow, and that drow<stow/2...

void DecimateMonochrome(int8 *src, int 8 *dst, int srow, int drow_int_pcount, int8 k00, int8 k01, int8 k02,

```
int8 k10, int8 k11, int8 k12,
         int8 k20, int8 k21, int8 k22) {
    int i,j,k;
    for (k=0,i=0; k!=pcount; ) {
         for (j=0; j!=drow; j++) {
              dst[k++] = (src[i-srow-1]*k00 + src[i-srow]*k01 + src[i-srow+1]*k02 +
                   src[i-1]*k10 + src[i]*k11 + src[i+1]*k12 +
                   src[i+srow-1]*k20 + src[i+srow]*k21 + src[i+srow+1]*k22)>>8;
         i+=2*(srow-drow);
Assembler code for inner loop:
         A.SUB
                             r2.r8.srow
         L.128
                             r6,-1(r2)
         G.DEAL.8
         G.MUL.8
         G.MULADD.8
         L.128
         G.DEAL.8
         G.MULADD.8
         L.128
         G.DEAL.8
         G.MULADD
         G.MULADD 8
         G.MULADD.8
                                                                          MU 0023546
         A.ADD
                             r9,8
         B.NF
                            r8,r10,1b
```

After some reordering of the address calculation instructions, the inner loop is 16 cycles per 8 pixels, or 0.5 pixels/cycle. Note that for 2:1 decimation in each direction, this is 4 times larger when expressed in terms of the input pixel rate: 2.0 pixels/cycle.

Because the filter function is an odd-number of pixels wide, 1/4 of the multiply bandwidth is effectively unused. For a 5x5 filter function, this would drop to 1/6 unused, and for an even number of pixels wide, none would be wasted. Compared to the two-dimensional filtering case, the multiplier bandwidth is less utilized because the index multiplier required the additional DEAL operations to be added.

### Decimation of Color Image

Our first example is the one-dimensional horizontal filter. We use a 5-point filter, specified by coefficients k0..k4 to specify the filter. These weights, k0..k4, are selected so that k0+k1+k2+k3+k4 = 256, so overflow does not occur. The resulting weighted sum is truncated, rather than rounded, again, to avoid the possibility of overflow.

```
void HorizontalDecimationColor(int8 *src, int 8 *dst, int srow, int drow, int poount.
          int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) {
     int i.i.k;
     for (k=0,i=0; k!=pcount; ) {
          for (j=0; j!=drow; j++) {
                dst[k++] = (src[i-8]*k0 + src[i-4]*k1 + src[i]*k
                          src[i+4]*k3 + src[i+8]*k4 )>>8
                dst[k++] = (src[i-8]*k0
                dst[k++] = (src[i-8]
                dst[k++] =
1:
                               r4,r7,k3,r4
                               r6,8(r8)
          G.DEAL.32
                               r6,r6,r7
          G.MULADD.8
                               r4,r6,k4,r4
          G.COMPRESS.16
                              14,14,8
                                                                                         MU 0023547
          S.64
                               r4,0(r9)
         A.ADD
                              r8,16
          A.ADD
                              19,8
         B.NE
                              r8,r10,1b
```

This inner loop is 9 cycles per 2 pixels, or 0.2 pixels/cycle, when the filter kernel size is 5 pixels wide. (For 3 pixels wide, the rate is 6 cycles per 2 pixels, or 0.3 pixels/cycle.)

When decimating in the vertical direction, the rate is even higher still:

void VerticalDecimationCotor(int8 "src, int 8 "dst, int srow, int drow, int pcount,
int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) {

```
int i,j,k;
    for (k=0.i=0; k!=pcount; ) {
         for (i=0; i!=4*drow; i++) [
              dst[k++] = (src[i-8*srow]*k0 + src[i-4*srow]*k1 + src[i]*k2 +
                        src[i+4*srow]*k3 + src[i+8*srow]*k4 )>>8;
         i+=4*(srow+srow-drow):
Which results in the following inner loop:
         A SUB
                             r2,r8,rowt8
         L.64
                             r3.0(r2)
         G.MUL.8
                             r4.r3.k0
         A.SUB
                             r2.r8.rowt4
         L.64
                             r3.0(r2)
         G.MULADD.8
                                3.k1.r
         L.64
         G.MULADD.8
         A.ADD
         L.64
         G.MULADD.8
         A.ADD
         L.64
         G.MULADD &
         G.COMPRESS, 16
```

This runs in 6 cycles per 2 pixels, or 0.3 pixels/cycle. (For 3 pixels wide, the rate is 4 cycles per 2 pixels, or 0.5 pixels/cycle)

To generate the decimated array shown above for a  $n^2$  image,  $n^2$  pixels are generated in the horizontal direction and  $2n^2$  pixels are generated in the vertical direction. Using 5 pixel filter functions this takes:  $n^2/0.2 + 2n^2/0.3 = n^2 \frac{4(10.2)}{2(10.2)} = 10.5 \text{ m}^2$  cycles. Thus, a  $1024^2$  image can be decimated in 11 Meyeles.

The last example in this section decimates a color signal in both directions simultaneously. We assume a 2:1 decimation rate in each direction, and a 3x3 filter kernel. Real applications of decimation may use larger filter kernels, but this size serves to illustrate the techniques used. We assume here that pcount is a multiple of drow, and that drow-srow/2..

```
void DecimateColor(int8 *src, int 8 *dst, int srow, int drow, int pcount, int8 k01, int8 k01, int8 k02, int8 k01, int8 k11, int8 k12, int8 k20, int8 k20, int8 k21, int8 k22) {

int i,j,k;

for (k=0,i=0; k!=4*pcount; ) {

for (j=0; |!=drow, j++) {

dsl(k++)=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 + src[i-4*srow+4]*k11 + src[i+4]*k12 +
```

```
src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              i++:
              dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 +
                   src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
                   src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 +
                   src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
                   src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              i++:
              dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 +
                   src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
                   src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              i+=5:
         i+=4*(srow+srow-drow-drow);
Assembler code for inner loop:
         A.SUB
         L.128
         G.DEAL.32
         G.MUL.8
         G.MULADD,8
         L.128
         G.DEAL.32
         G.MULADO 8
         L.128
         G.DEAL:32
                            r6.4(r2)
         G.DEAL.32
                            r6.r6
         G.MULADD.8
                            r4.r6.k02.r4
        G.COMPRESS.16
                           r4,r4,8
        S.64
                            r4,0(r9)
        A.ADD
                           r8.16
        A.ADD
                           r9.8
        B.NE
                           r8.r10.1b
```

After some reordering of the address calculation instructions, the inner loop is 16 cycles per 2 pixels, or 0.12 pixels/cycle.

### Fractional Interpolation

This section is under construction.

MU 0023549

# Image Compression Applications

The following examples demonstrate key portions of JPEG and MPEG image compression applications. Both JPEG and MPEG applications rely on the use of a 2-dimensional Discrete Cosine Transform (DCT) to transform raster-image data into a frequency-based representation that is more amenable to entropy coding.

The following examples demonstrate several applications, listed below in summary form with the performance estimated. The estimates assume single-cycle loads and stores, that is, they do not account for losses due to cache misses. However, the memory reference patterns are very uniform, and with ore fathing, they could be kept invisible.

Operation	cycles per pixel
Internal 8x8 Matrix Transpose	0.4
1-D Fixed-point 8-point Discrete Cosine Transform	1.0
2-D Fixed-point 8-by-8 Discrete Cosine Transform	2.8
1-D Floating-point 8-point Discrete Cosine Transform	0.6
2-D Floating-point 8-by-8-Discrete Cosine Transform	1.9
2-D Fixed-point 8-by-8 Discrete Cosine Transform for JPEG	2.3
2-D Floating-point 8-by-8 Discrete Cosine Transform for JPEG	1.4

# Internal 8x8 Matrix Transposê

A 2-dimensional DCT can be performed on an 8-by-8 matrix of data by doing a series of 1-dimensional DCTs on each of the 8 rows of the matrix, and on each of the 8 columns of the matrix. A pseul means to implement these operations is to perform a DCT on the rows for columns of the matrix, transpose the matrix, then perform a second, identical DCT, then transport the matrix again.

This example details the transposition of an 8-by-8 matrix of 16-bit values, stored consecutively in nemory. The calculation is performed entirely in registers, using SHUFFLE instructions and a technique described in ⁵⁴, in which the first and second halves of the matrix are shuffled log₂D times.

Assume the matrix originally is in the order:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

⁵⁴Stone, Harold, "Parallel Processing with the Perfect Shuffle," IEEE Transactions on Computers, Vol C-20, No. 2, February 1971, 153

After one shuffling, the matrix is in the order:

```
0 32 1 33 2 34 3 35
4 36 5 37 6 38 7 39
8 40 9 41 10 42 11 43
12 44 13 45 14 46 15 47
16 48 17 49 18 50 19 51
20 52 21 53 22 54 23 55
24 56 25 27 26 58 27 59
28 60 29 61 30 62 31 63
```

After a second shuffling, the matrix is in the order:

After a third shuffling, the matrix is in the order

C code for procedure

void Matrix8By8Transpose(Int16 *src int16 *dst) \( \) Int16 trix([64])

int16 tm1[64];

```
for (i=0; i<32; i++) { tm0[2*i] = src[i]; tm0[2*i+1] = src[i+32]; } for (i=0; i<32; i++) { tm1[2*i] = tm0[i]; tm1[2*i+1] = tm0[i+32]; } for (i=0; i<32; i++) { dst[2*i] = tm1[i]; dst[2*i+1] = tm1[i+32]; }
```

Assembler code for procedure:

_Matrix8B	y8	T	r	aı	ns	pose:

L.128,I	r4,r2,0	# 00 01 02 03 04 05 06 07
L.128.I	r12,r2,64	# 32 33 34 35 36 37 38 39
G.SHUFFLE.8	r20,r4,r12	# 00 32 01 33 02 34 03 35
L.128.I	r6,r2,16	# 08 09 10 11 12 13 14 15
G.SHUFFLE.8	r22,r5,r13	# 04 36 05 37 06 38 07 39
L.128.I	r14,r2,80	# 40 41 42 43 44 45 46 47
G.SHUFFLE.8	r24,r6,r14	# 08 40 09 41 10 42 11 43
L.128.I	r8,r2,32	# 16 17 18 19 20 21 22 23

MU 0023551

```
r26.r7.r15
                                   # 12 44 13 45 14 46 15 47
 G.SHUFFLE.8
                    r16.r2.96
                                   # 48 49 50 51 52 53 54 55
L.128.I
 G.SHUFFLE.8
                                   # 16 48 17 49 18 50 19 51
                    r28,r8,r16
                                   # 24 25 26 27 28 29 30 31
L.128.1
                    r10,r2,48
 G.SHUFFLE.8
                    r30,r9,r17
                                   # 20 52 21 53 22 54 23 55
                                   # 56 57 58 59 60 61 62 63
L.128.I
                    r18,r2,112
 G.SHUFFLE.8
                    r32,r10,r18
                                   # 24 56 25 57 26 58 27 59
G.SHUFFLE.8
                    r34,r11,r19
                                  # 28 60 29 61 30 62 31 63
G.SHUFFLE.8
                    r4.r20.r28
                                   # 00 16 32 48 01 17 33 49
G.SHUFFLE.8
                                   # 02 18 34 50 03 19 35 51%
                    r6,r21,r29
                                   # 04 20 36 52 05 21 37 53
G.SHUFFLE.8
                    r8,r22,r30
                                   # 06 22 38 54 07 23 49 55
G.SHUFFLE.8
                    r10,r23,r31
                                   # 08 24 40 56 09 25 41 57
# 10 26 42 58 11 27 43 59
G.SHUFFLE.8
                    r12.r24.r32
G.SHUFFLE.8
                    r14,r25,r33
                                   # 12 28 44 60 13 29 45 61
G.SHUFFLE.8
                    r16,r26,r34
                                   # 14 30 46 62 15 31 47 63
G.SHUFFLE.8
                    r18,r27,r35
G.SHUFFLE.8
                    r20,r4,r12
                    r20,r3,0
r22,r5,r13
r22,r3,16
r24,r6,114
 S.128.I
G.SHUFFLE.8
 S.128.I
G.SHUFFLE.8
                                                    42/50 58
                     24,13,52
 S.128.I
G.SHUFFLE.8
                     26 7,r15
                     26,r3,48
 S.128.I
G.SHUFFLE.8.
                    728,r8 c16
                    r28,r3,64
 S.128.I
G.SHUFFLE 8
                    30,19,117
 S.128
                     30 73.80
G.SHUFFLE 8
                    32,r10,r18
                    132/13,96
 S.128
G.SHUFFLE.8
                    r34 11,r19
 S.1284
```

The resulting code transposes an 8-by 8 matrix using 25 cycles.

### 1-Dimensional Discrete Cosine Transform

The following code is based upon the Independent JPEG Group's software ifwedct.c"55, using 16-bit multiplies generating a 32-bit result.

#include "iinclude.h"

```
#define RIGHT_SHIFT(x,shift) ((x) >> (shift))
#define LG2_DCT_SCALE 15 /* lose a little precision to avoid overflow */
#define ONE ((INT32) 1)
#define DCT_SCALE (ONE << LG2_DCT_SCALE)
```

/* In some places we shift the inputs left by a couple more bits, */
/* so that they can be added to fractional results without too much */
/* loss of precision. */

#define LG2_OVERSCALE 2

#define OVERSCALE (ONE << LG2_OVERSCALE)
#define OVERSHIFT(x) ((x) <<= LG2_OVERSCALE)

Highly Confidential

⁵⁵Copyright (C) 1991, Thomas G. Lane.

```
· 186 **:
 /* Scale a fractional constant by DCT SCALE */
 #define FIX(x) ((INT32) ((x) * DCT_SCALE + 0.5))
 /* Scale a fractional constant by DCT_SCALE/OVERSCALE */
 /* Such a constant can be multiplied with an overscaled Input */
 /* to produce something that's scaled by DCT_SCALE */
 #define FIXO(x) ((INT32) ((x) * DCT_SCALE / OVERSCALE + 0.5))
 /* Descale and correctly round a value that's scaled by DCT_SCALE */
 #define UNFIX(x) RIGHT_SHIFT((x) + (ONE << (LG2_DCT_SCALE-1)), LG2_DCT_SCALE)
 /* Same with an additional division by 2, ie, correctly rounded UNFIX(x2)
 #define UNFIXH(x) RIGHT_SHIFT((x) + (ONE << LG2_DCT_SCALE), LG2_DCT_SCALE+1)
 /* Take a value scaled by DCT_SCALE and round to integer sound by OVERSCALE */
#define UNFIXO(x) RIGHT_SHIFT((x) + (ONE *< (LG2_DG)* SCALE */I G2_OVERSCALE))\\
LG2_DCT_SCALE_LG2_OVERSCALE()
 /* Here are the constants we need */
 /* SIN_i_i is sine of i*pi/j, scaled by DCT
 /* COS_i_i Is cosine of i*pl/), scaled by
 #define SIN_1_4 FIX(0.70710678)
 #define COS_1_4 SIN_1_4
 #define SIN_1_8 FIX(0.382683432)
 #define COS_1_8 FIX(0.923879533)
 #define SIN_3_8 COS
 #define COS 3 8
#define SIN_1_18 FIX(6.19509
#define COS_1_16 FIX(0.9807852
#define SIN_7_16 COS_1_16
#define COS_7_16
#define SIN 3_16 FIX(0.555570233
#define COS 3_16 F1X(0.831469612
#define SIN 5_16 COS 3_16
#define COS 5_16 SIN_3_16
   DSIN_i_j is sine of i*pl/j, scaled by DCT_SCALE/OVERSCALE */
 *OCOS_i_j is cosine of i*pi/j, scaled by DCT_SCALE/OVERSCALE */
#define OSIN_1_4 FIXO(0.707106781)
#define OCOS_1_4 OSIN_1_4
#define OSIN_1_8 FIXO(0.382683432)
#define OCOS_1_8 FIXO(0.923879533)
#define OSIN_3_8 OCOS_1_8
#define OCOS_3_8 OSIN_1 8
#define OSIN_1_16 FIXO(0.195090322)
#define OCOS_1_16 FIXO(0.980785280)
#define OSIN_7_16 OCOS_1_16
#define OCOS_7_16 OSIN_1_16
                                                                                      MU 0023553
#define OSIN_3_16 FIXO(0.555570233)
```

```
#define OCOS_3_16 FIXO(0.831469612)
#define OSIN_5_16 OCOS_3_16
#define OCOS_5_16 OSIN_3_16
  Perform a 1-dimensional DCT.
* Note that this code is specialized to the case DCTSIZE = 8.
INLINE
LOCAL void
fast dct 8 (DCTELEM *in, int stride)
 /* many tmps have nonoverlapping lifetime -- flashy register solo
  * should be able to do this lot very well
 INT16 in0, in1, in2, In3, in4, in5, in6, in7;
 INT16 tmp0, tmp1, tmp2, tmp3, tmp4, tmp5
 INT16 tmp10, tmp11, tmp12, tmp13;
 INT16 tmp14, tmp15, tmp16, tmp17
 INT16 tmp25, tmp26;
 in0 = in
 in1 = in/stride
 in2 = in[stride*2]
 In3 = In/stride*31;
 in4 = in[stride*4]
 in5 = infstride*5
 in6 = infstride*6
 in7 = Inistride®
 tmp0 = in7 + in0;
 tmp1 = in6 + in1a
 tmp2 = in5 + in2
tmp3 = in4 + in3;
tmp4 = in3 + in4;
tmp5 = in2 + in5;
 tmp6 # Infl In6
tmp10 = tmp3 + tmp0;
tmp11 = tmp2 + tmp1:
 tmp12 = tmp1 - tmp2;
 tmp13 = tmp0 - tmp3:
        0] = (DCTELEM) UNFIXH((tmp10 + tmp11) * SIN_1_4);
 in[stride*4] = (DCTELEM) UNFIXH((tmp10 - tmp11) * COS_1_4);
 in[stride*2] = (DCTELEM) UNFIXH(tmp13*COS_1_8 + tmp12*SIN_1_8);
 in[stride*6] = (DCTELEM) UNFIXH(tmp13*SIN 1_8 - tmp12*COS_1_8);
                                                                                 MU 0023554
 tmp16 = UNFIXO((tmp6 + tmp5) * SIN 1_4);
 tmp15 = UNFIXO((tmp6 - tmp5) * COS 1 4);
 OVERSHIFT(tmp4):
 OVERSHIFT(tmp7):
```

```
/* tmp4, tmp7, tmp15, tmp16 are_overscaled by OVERSCALE */
   tmp14 = tmp4 + tmp15:
   tmp25 = tmp4 - tmp15;
   tmp26 = tmp7 - tmp16;
  tmp17 = tmp7 + tmp16;
  \label{eq:continuous} \begin{split} &\text{in[stride \ ]} = (\text{DCTELEM}) \ \text{UNFIXH}(\text{Imp17}^{\circ}\text{COS}, 1\_16 + \text{Imp14}^{\circ}\text{OSIN}\_1\_16);} \\ &\text{in[stride7]} = (\text{DCTELEM}) \ \text{UNFIXH}(\text{Imp17}^{\circ}\text{COS}, 7\_16 - \text{Imp14}^{\circ}\text{OSIN}, 7\_16);} \\ &\text{in[stride^{\circ}5]} = (\text{DCTELEM}) \ \text{UNFIXH}(\text{Imp26}^{\circ}\text{OCOS}\_5\_16 + \text{Imp25}^{\circ}\text{OSIN}\_5\_16);} \\ \end{aligned}
   in[stride*3] = (DCTELEM) UNFIXH(tmp26*OCOS_3_16 - tmp25*OSIN_3_6);
  * Perform the forward DCT on one block of samples.
  * A 2-D DCT can be done by 1-D DCT on each to
  * followed by 1-D DCT on each column
GLOBAL void
i fwd dct (DCTBLOCK data)
  for (i = 0: I < DCTSI2
    fast_dct_8(data+i
  for (i = 0; i < DC)
   fast_dct_8(date
The assembler code for the above procedure,
                                                              called with stride=8, is as follows:
fast dct 8:
                                                               inistride 1
                                                            n2 = in[stride*2
                                                           in3 = In[stride*3
                                                           in4 = in[stride*4]:
                                     r14.r2.80
                                                           in5 = in[stride*5]:
                                     r16,r2,96
                                                          in6 = in[stride*6]:
            L.128.1
                                     r18.r2.112
                                                           in7 = infstride*71:
            G.ADD.16
                                     r20,r18,r4
                                                          tmp0 = in7 + in0:
            G.ADD.16
                                     r22,r16,r6
                                                        # tmp1 = in6 + in1:
            G.ADD.16
                                     r24,r14,r8
                                                       # tmp2 = in5 + in2:
            G.ADD.16
                                     r26,r12,r10
                                                        # tmp3 = in4 + in3:
            G.SUB. 16
                                     r28.r10.r12
                                                        # tmp4 = in3 - in4:
                                                                                                            MU 0023555
           G.SUB.16
                                    r30,r8,r14
                                                       # tmp5 = in2 - in5:
            G.SUB.16
                                    r32,r6,r16
                                                       # tmp6 = in1 - in6:
            G.SUB.16
                                    r34,r4,r18
                                                       # tmp7 = in0 - in7:
            G.ADD.16
                                    r36,r26,r20
                                                       # tmp10 = tmp3 + tmp0:
            G.ADD.16
                                    r38,r24,r22
                                                       # tmp11 = tmp2 + tmp1;
            G.SUB.16
                                    r40,r22,r24
                                                       # tmp12 = tmp1 - tmp2;
            G.SUB.16
                                    r42,r20,r26
                                                       # tmp13 = tmp0 - tmp3:
                                                                                            Highly Confidential
           G.ADD.16
                                    r48.r36.r38
                                                       # = tmp10 + tmp11
           G.MULADD.16
                                    r44.r48,$SIN_1_4,$32768
           G.MULADD.16
                                    r46.r49,$SIN_1_4,$32768
```

```
G.EXTRACT.I.16
                    r44,r44,r46,16
                                   # in[
                                            0] = ...
S.128.I
                    r44.r2.0
                                   # = tmp10 - tmp11
G.SUB.16
                    r48.r36.r38
                    r44,r48,$COS_1_4,$32768
G.MULADD.16
G.MULADD.16
                    r46,r49,$COS_1_4,$32768
G.EXTRACT.I.16
                    r44,r44,r46,16
S.128.I
                    r44,r2,64
                                   # in[stride*4] = ...
G.MULADD.16
                    r44,r42,$COS_1_8,$32768
                    r46,r43,$COS_1_8,$32768
G.MULADD.16
G.MULADD.16
                    r44,r40,$SIN_1_8,r44
                    r46,r41,$SIN 1 8,r46
G.MULADD.16
G.EXTRACT.I.16
                    r44,r44,r46,16
                    r44,r2,32
S.128.I
                                   # in[stride*2]
                    r44,r42,$SIN_1_8,$32768
G.MULADD.16
                    r46,r43,$SIN_1_8,$32768
G.MULADD.16
                    r44,r40,$-COS_1_8,r44
G.MULADD.16
G.MULADD.16
                    r46,r41,$-COS_128,r46
                    r44,r44,r46,16
G.EXTRACT.I.16
                    744,72,96 # inistrate

748,732,730 # = 10,96

744,748,$$1,\(\)1_4$4096

746,749,$$1,\(\)1_4$4096
S. 128.I
G.ADD.16
G.MULADD.16
G.MULADD, 16
                    144,144,146,14
G.EXTRACT.I.16
                     48.132,r30
G.SUB.16
                    r46,r48,$COS_1
G.MULADD.16
                    148,149,$COS_1_4,$4096
G.MULADD.16
G.EXTRACT LJ6
                    446,146,148,14
                                        # tmp#5
                                  # OVERSHIFT(Imp4)
# OVERSHIFT(Imp7)
# tmp14 = imp4 + imp15;
# imp25 = imp4 - imp15;
                    r28,r28,2
G.SHL.16
G.ADD.16
                    150,128,146»
G.SUB.16
G.SUB.16
                     52:134,144
                                      tmp26 = tmp7 / mp16;
G.ADD. 16
                    r54 r34,r44 # tmp17 = tmp7
G.MULADD.16
                    744,r54,$QCOS_1_16,$32768
G.MULADD 16
                    r46,r55,$0005_1_16,$32768
r44,r48,$0$IN_1_16,#44
G.MULADD.16
G.MULADD.16
                    r46,r49,$0$IN_1_16,r46
G.EXTRACT I.16
                    r44.144.146.16
$.128.I
G.MULADD.16
                    44,r2 16
                                  # In[stride] = ...
                    r44 r54,$OCO5_7_16,$32768
                    r46,r55,$OCOS_7_16,$32768
r44,r48,$-OSIN_7_16,r44
G.MULADD.16
G.MULADD, 16
                    r46,r49,$-OSIN_7_16,r46
G.MULADD.16
G.EXTRACT.I.16
                    r44,r44,r46,16
                    r44,r2,112
                                  # in[stride*7] = ...
S.128.I
                    r44,r52,$OCOS_5_16,$32768
G.MULADD.16
G.MULADD.16
                    r46,r53,$OCOS_5_16,$32768
G.MULADD.16
                    r44,r50,$OSIN_5_16,r44
G.MULADD, 16
                    r46,r51,$OSIN_5_16,r46
G.EXTRACT.I.16
                    r44,r44,r46,16
S.128.I
                    r44,r2,80
                                   # in[stride*5] = ...
                                                                      MU 0023556
                    r44,r52,$OCOS_3_16,$32768
G.MULADD.16
G.MULADD.16
                    r46,r53,$OCOS_3_16,$32768
G.MULADD.16
                    r44.r50.$-OSIN 3. 16.r44
G.MULADD.16
                    r46.r51.$-OSIN 3 16.r46
G.EXTRACT.I.16
                    r44,r44,r46,16
                    r44,r2,48
S.128.I-
                                   # in[stride*3] = ...
R
                    r0
```

The above code uses 10 G.ADD, 10 G.SUB, 32 G.MULADD, 10 G.EXTRACT.I, and 2 G.SHL instructions; which can be scheduled in 64 cycles. This code performs 8 1-dimensional DCTs at once, so it can be described as performing at 64/64 = 1.0 cycles/pixel.

#### 2-Dimensional Discrete Cosine Transform

The code for a 2-dimensional DCT, uses the 1-dimensional DCT above, an 8x8 transform, a second 1-dimensional DCT, and a second 1-dimensional DCT. The load and store operations which are performed between these steps can be eliminated by procedure inlining, so we can estimate the performance by counting the Group instructions alone, which total to 2*64+2*2*4 or 196 cycles. The 2-dimensional DCT covers 64 pixels, which works out to a rate of 2.8 cycles/pixel. An inverse DCT should have similar performance characteristics.

### Floating-point Discrete Cosine Transform

The DCT can also be performed using balls precision (16-bit) floating-point operations. In this case, the accumulation of intermediate terms is performed using half-precision floating-point so \$70\cdots of the GMULADD instructions and 100\cdots of the G.SHL and G.EXTRACTI instructions can be removed. Also, 10 of the G.MULADD operations become simple G.MUL. Thus \$7. Dimensional DCTs would use 10 GFADL, 10 GF.SUB, 10 GF.MUL. 3 GF. MOLADD, 3 GF.MULSUB instructions, using 16 cycles or 0.6 cycles pixel, and the 2-dimensional 8x8 DCT uses 2736+2724+2129 cycles or 1 Cycles/pixel, and inverse DCT should have similar performance characteristics

# Further enhancements when used in JPFG algorithm

Because the output of the DCT is scanned into a linear sequence of items, the final transpose operation can easily be eliminated. This reduces the fixed-point DCT cost to 2*64*24 = 152 oyeles, or 2.8 cycles/pixel; the floating-point DCT cost is reducted to 2*16*124 = 96 cycles, or 1.3 cycles/pixel.

The following section demonstrates that the transpose cost can be reduced to 16 cycles, by using a combination of memory loads and stores and the G.SHUFFLE operations, producing a fixed-point DCT in 2*64 + 16 = 144 cycles, or 2.3 cycles/pixel and floating-point DCT in 2*36 + 16 = 88 cycles, or 1.4 cycles/pixel.

### Other Matrix Applications

#### Internal 4x4 Matrix Transpose

This example details the transposition of a 4-by-4 matrix of 16-bit values, stored consecutively in memory. The calculation is performed entirely in registers, using

MU 0023557

G.SHUFFLE instructions and a technique described in ⁵⁶, in which the first and second halves of the matrix are shuffled log₂N times.

Assume the matrix originally is in the order:

After one shuffling, the matrix is in the order:

After a second shuffling, the matrix is in the order



C code for procedure

_SubMatrixTranspose

void Matrix4By4Transpose(Nt16 *src, Int16 vist) int16 tm0[16]; int16 tm1[16]

for (i=0; i<8; i++)  $(m0[2^n] = arc[i]; m0[2^n] = src[i+8];$  for (i=0; i<8; i++)  $(ast[2^n] = tm0[i]; ast[2^n] = tm0[i+8];$ 

Assembler code for procedure:

£ 128.1 L 128.1 G.SHUFFLE.8 G.SHUFFLE.8	#4,r2,0 r6,r2,16 r8,r4,r6 r10,r5,r7	# 00 01 02 03 04 05 06 07 # 08 09 10 11 12 13 14 15 # 00 08 01 09 02 10 03 11 # 04 12 05 13 06 14 07 15
G.SHUFFLE.8 S.128.I	r4,r8,r10 r4.r3.0	# 00 04 08 12 01 05 09 13
G.SHUFFLE.8 S.128.I	r6,r9,r11	# 02 06 10 14 03 07 11 15

The resulting code transposes a 4-by-4 matrix using 5 cycles.

MU 0023558

⁵⁶Stone, Harold, "Parallel Processing with the Perfect Shuffle," IEEE Transactions on Computers, Vol C-20, No. 2, February 1971, 153

#### External Matrix Transpose

A large matrix may not fit in the register file all at once, and even if it could, the internal matrix transpose algorithm performs O(NlogN), as each doubling of the matrix size requires an additional shuffle.

To support the transpose of a large matrix, the internal matrix transpose algorithm can be extended to transpose individual blocks, or sub-matrices, of a large matrix, by modifying the code to specify the row size of of the matrix.57

If we consider each element in the left matrix below to be an & by 8 submatrix as above, the transpose of the matrix is the right matrix below, where each element of the right matrix is the transpose of the corresponding element in the left matrix. Note that elements 0, 9, 18, 27, 36, 45, 54, and 63 are transposed in-place, and that each of the other elements are transposed and exchanged with another element in the matrix. Thus another useful extension of the submatrix transpose algorithm transposes two submatrices simultaneously writing them back in exchanged locations.58

_						A. W	Marith	11 10	€.	1000						
Γ	0	1	2	3	4	5 6	7	4.5	0.	8 16	24	32	40	48	56	٦
1	8				12		"15***	W.	1	9 17	25	33	41	49	57	-
1						21 22:	23		2	40° 18	26	34	42	50	58	- 1
1	24	25	26	27	28	29 30	31	i "R	£3°	11.19	27	\$35°	43	51	59	٠
П	32	33	34	35	36	37, 38	39 2	KP.	*4	12.20			44			- 1
1	40	41	42	43	44 🔇	45 46	47	1	5	13 2	129	37	45	53	61	٠١
1	48	49	30	<b>5</b> 1	52 j	53 54	<i>15</i> 5		64	14 22	30	38	ø46	54	62	- 1
L	56	5	38	59	60	<b>61</b> 62	63 V	یا ل	7	15 23	31					L

A preceding section describes how to transpose a 4x4 matrix, which can be easily extended to landle a \$x4 submatrix by splitting the L.128.I and S.128.I instructions each into pairs of L.641 and S.641 instructions. The cost of the 4x4 transpose is less than 22 % of the cost of the 8x8 transpose, so an external matrix transpose using the 4x4 submatrix can be faster than using the 8x8 submatrix transpose.

# Applications

This section is under construction.

MU 0023559

### Mnemosvne Svstem Application


MicroUnity's Terpsichore system architecture uses nine Mnemosyne memory devices in its base configuration, providing a nine byte-wide paths between the processor and memory. The memory devices are used to build a 0.5 Mbyte cache between Terpsichore's first level caches and DRAM-based main memory. The

⁵⁷ This modification uses A-type instructions to increment the src pointer by the row size between

each L instructions, taking no additional cycles.

SFor such a case, it is useful to use the indexed addressing form, so that the same index can be applied to the two pointers for the L and S instructions.

main memory store consists of 9, 18 or 36 banks of 1Mx72 arrays (each bank is eighteen 4 Mbit DRAMs), which yields 64,128 or 256 Mbytes of ECC memory with 8,16, or 32 Mbytes of directory storage.




To further expand the BRAM memory and improve the bandwidth to memory, two or four Mnemosyne memory devices, may be placed in each of the nine byte-wide paths. Such configurations use 18, 36, 72, or 144 banks of 1Mx72 arrays, which yields 128, 256, 512, or 10,24 Mbytes of ECC memory with 16, 32, 64, or 128 Mbytes of directory storage.


Mnemosyne provide sufficient address bits to support up to 16Mx72 DRAM array banks, using as large as 64M bit DRAM parts when available. In such a configuration, memory sizes as large as 16 Gbytes of ECC memory can be constructed.

Terpsichore uses a 64-byte cache line size. Each cache line is associated with an octlet (8 bytes) of directory information, using one of the nine "Hermes channels" provided by a Mnemosyne device with its associated DRAM. The remaining eight of the nine Hermes channels contain the eight octlets (eight byte units) of the cache line data. In order to provide the means to access individual octlets of cache data and directory information at maximum bandwidth, the directory information is scattered evenly among eight of the nine byte lanes.


# Typical Cerberus configurations


The number of devices in a typical Cerberus bus may vary from a minimum of about 11 devices (8 Mnemosyne, 1 Terpsichore, 1 TGalliope, 1 FPGA), to a moderate amount of about 40 (36 Mnemosyne, 1 Terpsichore, 1 Calliope, 1 Hydra, 1 FPGA), or about 48 (36 Mnemosyne, 4 Terpsichore, 4 Calliope, 4 Hydra, 1 FPGA) to a maximum of about 157 devices (144 Mnemosyne, 4 Terpsichore, 4 Calliope, 4 Hydra, 1 FPGA).





MU 0023561





## Cerberus performance

When determining the performance of Cerberus, this 15:1 variation in the number of devices on the bus has a critical effect. The performance of these configurations with a resistive termination is estimated below:

	Constants			1	Beelo	Full	Extended	
	los/inch:		······································	Terps				
***************************************	170			Mnemos	3	36	144	
	Pullup Hpu:			Calcoo		21	- 1	
	500			Other	11	21	2	
	(OC Hout (chms)		Total devices		12	41	154	devices
	10		Bue length	3.7device	30	102.5	385	inches
	(lin (uA):			3 /device	38	123	462	litches
	10	UA	_1					
	OC falltime:		Tot. dev. cap.	11	48.00	184.00	616.00	pf
	5.00	n#						
	Dev. Cap (pt):		iline expacitance	100 ohms Zo	51,00	174.25	854.50	p!
•••••		p!	al 2,5"/davice	75 ohme Zo	68.00	232,33	872.67	pt
	161:							
	16	mA	int 3"/device/5 chms	100 chms Zo	81,20	209,10	785,40	ρl
	p.u. vens		jet 3"/device75 ohms	6	81.60	278.80	1,047.20	p1
		Ÿ.		1				
	Tpd		jSystem Cap.	2.5° 100 chm	99,00	336,25	1,270.50	P!
	15	ae .	device + line cho	2.5 75 ohm	118.001	396.33 373.10	1,488.87	(P)
	Tselup			3 100 chm	109.20		1,401.40	[P]
	15	U.S.		3° 75 chm	129.60	442.80	1,663.20	p1
							***************************************	
			Tell @ Rou ohme	2.5° 100 ohm	49.50	169.13	635.25	66
	Derlyed		Pipu sys. cap.	2.5 75 onm	58.00	198.17	744.33	ne .
	pi/inch:				54.60	186,55	700.70	ř.
ohm Zo	1.700			3° 75 ohm	64,80	221.40	831.80	ne
ohm Zo	2.267							
ohm Zo	3,400		Yeu @ lot eys. C * V /lot	2,5° 100 ohm	30.94	105,70	397.03	ns
	1		1695, C V 764	2.5 75 ohm 3 100 ohm	96.25 34.131	118.59	485.21	u.
	1			3* 75 ohm	40.50	110.59	519.75	115
				3 /5 onm }	40,50	138,301	519,/5	lue.
	1							
	1		Line delay pain line length	2.5 /dev	5.10	17.43	65.45 78.54	<u>ne</u>
			bawn , me mediu	13-1deA	6.12	20.91	/0.54	ns
			Mex unjerm Tr	2.578ay	20.40	E9:70	261.80	
	1				24.48	63.64	314.16	
	1		4'tn# delay	3 7dev	44.48	63.64	314,16	·
			Max unterm fred.	2.57dev	16,34	4.78	1:27	
	1		1/(rise(ime*,003)	2.570ev	13.62	3 99	1.08	700
			1/(rise)ime*.003)	3-70eV	13.02	3,93	7,00	MILL.
			Zierm for 1/2 dev.	1000hm/2.5	49,02	14:35		Ohite
	1			1006hm/2.5	40,85	11,96	3.02	Ohne
	<u></u>		cap, at OC fall time	1000sm/3	40,85	77,96	3,10	VIII.
	1		EDC Input current	<b></b>	120		1340	<u></u>
			too input cuttent	<b></b>	120	4)0	1340	en.
	4		Min Cycle free	2.5" 100 ORM	11:15	4.27		-
	1		1000/Tau(h)+100+15+	2.5° 75 chm	10,18	3.80	1.20	MHE
	1		2 frace delay	3 100 chm	10.15	3.801	1.10	MIE
	1				9.34	3,07	0.98	Mrs.
	***	- W		3* 75 chm	9,341	3,411	0.98	(MILE

The use of a synchronous repeater, as described previously, would result in a significant performance increase in the Extended system.

# **Index**

Absolute Maximum Ratings 201, 237	bank 23-1 էր
Access detail required .	banks 228
by global TLB 65, 129, 133, 138,	bias current of each input operational
142	amplifier. Each such field contains
by local TLB 65, 129, 133, 138, 142	configuration data in the following
by tag 65, 129, 133, 138, 142	format 261
Access disallowed	block diagram 201, 236
by global TLB 65, 129, 133, 138,	Branch 58, 59
141	and A
by local TLB 65, 129, 133, 138, 142	equal to zero 60
by tag 65, 129, 133, 137, 141	not equal to zero 60
by virtual address 58, 59, 65, 129,	signed
133, 137, 141	greater or equal to zero 60
Address 51	greater than zero 60
add 51	less or equal to zero 60
immediate 54	less than zero 60
and 51	and Link 59
immediate 54	Conditionally 60
and not 51	down in privilege 58, 59
Copy Immediate 53	equal 60
exclusive nor 51	floating point
Immediate 54	equal
Reversed 55	double 60
nand	half 60
immediate 54	quad 60
nor	single 60
immediate 54	not equal
not and 51	double 60
not or 51	half 60
or 11	quad 60
immediate 54	single 60
or not 51	not unordered greater or
Reversed 56	equal .
shift left immediate 57	double 60
Short Immediate 57	half 60
signed shift right immediate 57	quad 60
subtract 56	single 60
immediate 54, 55	not unordered or equal
unsigned shift right immediate 57	double 60
xor 51	half 60 MU 0023565
immediate 54	quad 60
Always Reserved 50	single 60
rchitecture description registers	not unordered or less
.86, 214, 254, 286	double 60
Arithmetic Operations 24, 33	half 60
andwidth 220	guad 60
	Highly Confidential

single 60	Clock 167, 270
unordered greater or equal	Clock Event 167
double 60	clock rate 288
half 60	collision 292, 293
quad 60	collisions 295
single 60	command 276
unordered or equal	Compare-and-set 25
double 60	configurable 221
half 60	configuration 203, 204, 239
quad 60	configuration register 194, 265
single 60	conflict 223
unordered or less	consistency 204, 274
double 61	control register 187, 215, 216, 254
half 60	control register in octlet 6 254
quad 61	correctable 217, 219
single 60	cutoff frequency of each cable input
Gateway Immediate 64	antielias filter. Each such field
Immediate 66	contains configuration data in the
and link 66	following format 259
not equal 61	cutoff frequency of each output
signed	annalias filter. Each such field
greater or equal 61	contains configuration data in the
less 61	following format 262
unsigned i	Data handling Operations 27
greater or equal 61	differential-pair signals 270
less 61	DRAM bank 203
Branch Conditionally 24	DRAM memory capacity 200
byte ordering 275	ECC 199, 203, 216, 217, 218, 219, 228,
Cache Coherence 150	350
Cache coherence intervention	Electrical characteristics 202, 238,
required	273
by global TLB 65, 130, 134, 138	error 276
142	error response 282
by local TLB 65, 129, 133, 138, 142	Euterpe 198
by tag 65, 129, 133, 138, 142	Exceptions 26
Calliope 151, 351	Execute 67
Calliope's configuration registers	add 67
comply with the Cerberus and	and check signed overflow 67
Hermes specifications. Cerberus	add immediate 71
registers 241	and check signed overflow 71
capacitance 204	and 67
cascade 220	logarithm of most significant
cascaded 232	bit 67
Cerberus 187, 205, 215, 228, 241, 254,	summation of bits 67
	and immediate 71
283, 287, 288, 289, 300, 301, 351 Cerberus registers 175	and not 67
	Copy Immediate 70 MU 0023566
Cerberus status register 282	exclusive nor 67
check byte 275, 282	gather 67
checkpoint 173, 174	gamer 0/

```
Immediate 71
                                                    unsigned
    Reversed 73
                                                       greater or equal 75
multiplex 79
                                                       less 75
nand immediate 71
                                             subtract immediate
nor immediate 71
                                                and check
not and 67
                                                    equal 73
not or 67
                                                    not equal 73
or 67
                                                    signed
or immediate 71
                                                       greater or equal 73
or not 67
                                                    unsigned
Reversed 75
scatter 67
                                                        reater or equal 73
set .
    equal 75
                                                     heck signed overflow 73
    not equal 75
    signed
       greater or equal 75
       less 75
                                                    immediate 77
    unsigned
                                                shift right 67
       greater or equal
                                                    mmediate 77
set immediate
   equal 73
   not equal
   signed
       less 🛪
   unsigned
                                            absolute value
                                               double 91
shift left
                                               half 91
                                               quad 91
                                               single 91
                                                                         MU 0023567
                                               double 80
   ort Immediate 77
                                               half 80
signed
                                               quad 80
   expand 67
                                               single 80
       immediate 77
                                            convert
   shift right 67
                                               double from integer 91, 92
      immediate 77
                                               double from quad 91
subtract 75~~
                                               double from single 92
   and check
                                               half from integer 91
      equal 75
                                               half from single 91
      not equal 75
                                               integer from double 92
      signed
                                               integer from half 92
          greater or equal 75
                                               integer from quad 92
          less 75
                                               integer from single 92
          overflow 75
                                               quad from double 92
                                         Highly Confidential
```

```
quad 84
   quad from integer 92
   single from double 91
                                                    single 84
   single from half 92
                                                 not greater or equal
                                                    double 84
   single from integer 91
                                                    half 84
divide
   double 80, 81
                                                    quad 84
   half 80
                                                    single 84
                                                 not or less
   quad 81
                                                    double 844
   single 80
multiply
                                                    half 84
   double 81
                                                    quad 84
                                                    single 84
   half 81
   quad 81
                                                 not unordered greater or
   single 81
multiply and add
   double 89
   half 89
   quad 89
   single 89
                                                 not unordered or equal
multiply and subtract
   double 89
   half 89
   guad 89
   single 89
                                                          dered or less
negate
   double
   half 92
   quad 92
                                                 unordered greater or equal
   single 92
                                                    double 85
Reversed.
                                                    half 85
set
                                                    guad 85
                                                    single 85
                                                 unordered or less
                                                    double 85
      single 84
                                                    half 85
   greater or equal
                                                    guad 85
                                                    single 85
      double 84, 85
                                             square root
      half 84, 85
                                                 double 93
      quad 84, 85
                                                 half 92, 93
      single 84, 85
                                                 quad 93
                                                                        MU 0023568
                                                 single 93
      double 84
      half 84
                                             subtract
                                                double 85
      quad 84
                                                 half 85
      single 84
   not equal
                                                guad 85, 86
      double 84
                                                single 85
      half 84
                                             Ternary 89
```

• • • • • • • • • • • • • • • • • • • •		
II. 04		
Unary 91	quadlets 96	
Floating-point arithmetic 83, 88, 90,	exclusive-nor 98	
95, 116, 120, 122, 126	exclusive-or 98	
Forced Perfect Termination 288	extract ·	
FPGA 287	hexlet 111	
Galois Field Operations 33	Extract Immediate 103	
Gateway 21	bits 103	
Global TLB miss 65, 130, 134, 138, 142	bytes 103	
Group 96	doublets 103	
add .	hexlet 103	
bytes 96	nibbles 103	
doublets 96	octlets 103	
nibbles 96	pecks 103	
octlets 96	quadles 103	
pecks 96	Floating-point 114	
quadlets 96	Reversed 117	
and 96	Ternary 121 Unary 123	
and not 96	gather	
compress	bexlets 97	
bits 96	nibbles 97	
bytes 96	octlers 97	
doublets 96	peds 97	
immediate.	quadlets 97	
bits 108	gather bytes 97	
bytes 108	gather doublets 97	
doublets 108	multiplex 111	
nibbles 108	multiplex and gather 111	
octlet/108	scatter and multiplex 111	
pecks 108	pand 97	
quadlets 108	nor 97	
nibbles 96	**or 97	
octlets 96	or not 97	
pecks 96	polynomial divide	
quadlers 96	bits 97	
copy Lite 00	bytes 97	
bits 96	doublets 97	
bytes 96 doublets 96	nibbles 97	
nibbles 96	octlets 97	
octlets 96	pecks 97	
pecks 96	quadlets 97	
quadlets 96	Reversed 105 scatter	
deal	bytes 97	
bits 96	doublets 97	
bytes 96		-
doublets 96	hexlet 97 MU 0023569 nibbles 97	
nibbles 96	octlets 97	
pecks 96	pecks 97	
	71	
	Highly Confidential	

quadlets 97	immediate
set	bytes 108
equal	doublets 108
bytes 105	nibbles 108
doublets 105	octlets 108
nibbles 105	pecks 108
octlets 105	quadlets 108
pecks 105	nibbles 97
guadlets 105	octlets 97
	pecks 97
not equal	quadlets 97
bytes 105	
doublets 105	Short Immediate 108
nibbles 105	shuffle
octlets 105	bits 98
pecks 105	bytes 98
quadlets 105	doublets 98
signed	nibbles 98
greater or equal	pecks 98
bytes 105	quadlets 98
doublets 105	signed
nibbles 105	divide
octlets 105	octlets 96, 98
pecks 105	expand*
quadlets 105	bits 96
less	bytes 96
bytes 105	doublets 96
doublets 105	nimiediate
nibbles 105	bits 108
octlets 105	bytes 108
pecks 105	doublets 108
quadlets 105	nibbles 108
unsigned	octlet 108
greater or equal	pecks 108
bytes 105	quadlets 108
doublets 105	nibbles 96
nibbles 105	octlet 96
octlets 105	pecks 96
pecks 105	quadlets 96
quadlets 105	multiply
less	bits 97
bytes 105	bytes 97
doublets 105	doublets 97 MU 0023570
nibbles 105	nibbles 97
octlets 105	octlets 97
pecks 105	· pecks 97
	quadlets 97
quadlets 105 shift left	
	multiply and add
bytes 97	bits and pecks 111
doublets 97	bytes and doublets 111
· · · · · · · · · · · · · · · · · · ·	a v n n and and a

```
doublets and quadlets 111
                                                     pecks 98
       nibbles and bytes 111
                                                     quadlets 98
       octlets and hexlets 111
                                                  multiply
       pecks and nibbles 111

    bytes 98

       quadlets and octlets 111
                                                     doublets 98
   shift right
                                                     nibbles 98
       bytes 98
                                                     octlets 98
       doublets 98
                                                     pecks 98
       immediate
                                                     quadlets 98
          bytes 108
                                                 multiply and add
bytes and doublets 111
          doublets 108
          nibbles 108
                                                     doublets and quadlets 111
          octlets 108
                                                     mbbles and bytes 111
          pecks 108
                                                     octlets and hexlets 111
          quadlets 108
                                                      ecks and nibbles 111
       nibbles 98
                                                     quadlets and octlets 111
       octlets 98
       pecks 98
       quadlets 98
                                                     doublets 98
subtract
   bytes 105
                                                         bytes 108
   doublets 106
                                                         oublets 108
   nibbles 105
                                                         abbles 108
   octlets 106
   pecks 105
                                                            ks 108
   quadlets 100
                                                           adlets 108
swap
   bits 98
   bytes 98
                                                     becks 98
   doublets
                                                     quadlets 98
   nibbles 28
                                                 floating-point
                                               bsolute value
                                                 double 123
                                                 half 123
                                                 single 123
   expand
                                                                          MU 0023571
       bits 98
                                                 double 114
      bytes 98
                                                 half 114
      doublets 98
                                                 single 114
      immediate
                                             convert
          bits 108
                                                 double from integer 123
          bytes 108
                                                 double from single 123, 124
          doublets 108
                                                 half from integer 123
          nibbles 108
                                                 half from single 123
          octlet 108
                                                 integer from double 124
          pecks 108
                                                 integer from half 124
          quadlets 108
                                                 integer from single 124
      nibbles 98
                                                 single from double 123
      octlet 98
                                                single from half 123
```

	single from integer 123	half 117	
3:	vide	single 117	
ar	double 114		-1
		not unordered or equ	aı
	half 114	double 117	
	single 114	half 117	
m	ultiply	single 117	
	double 115	not unordered or less	
	half 114, 115	double 117	
	single 115	half 117 🐁	
m	ultiply and add	single 117.	
	double 121	unordered greater or	emal
	half 121	double 118	oqua.
	single 121	half 118	
m	ultiply and subtract	single 118	
	double 121	unordered or equal	
	half 121	double 118	
	single 121	half 1.17	
ne	gate	single 117, 118	
	double 124	unordered or less	
	half 124	double 118	
	single 124	half 118	
se		single 118	
30	equal	Square, reot	
	double 117	double 124	
		half 124	
	half 117	470-485.	
	single 117	single 124	
	greater or equal	subtract	
	double 117	double 118	
	half 117	half 118	
	single 117	single 118	
	less	high bandwidth 204, 240	
	double 117	Hydra 151, 351	
	half 117	idle 274, 276, 277	
. It	single 117	implementation-defined par	ameters
N	not equal	199, 235, 269	
	double 117	implementation-dependent 2	19 223
Κ. Y	half 117	232, 286	,,
	single 117	interleave 220	
		interleaving 198, 232	
	not greater or equal		
	double 117	internal buffer overflow 282	
	single 117	invalid address 282	
	half 117	invalid command 282	
	not less	invalid identification number	282
	double 117	latency 232, 285	
	single 117	least-privileged level 143	
	not less half 117	line 230	
	not unordered greater or	Load 127	MU 0023572
	equal	hexlet	
	double 117	big-endian 127	
	GOUDIC 11/	Mg-Cildian 127	

aligned 127	11
immediate 131	immediate 132
immediate 131	
little-endian 127	big-endian 128
aligned 127	aligned 128
immediate 131	immediate 132 immediate 132
immediate 131	little-endian 128
Immediate 131	aligned 128
octlet	immediate 132
big-endian 127	immediate 132
aligned 127	quadlet .
immediate 131	big endian 128
immediate 131	aligned 128
little-endian 127	immediate 132
aligned 127	immediate 132
immediate 131	little-endian 128
immediate 131	aligned 128
signed	immediate 132
byte 127 ·	immediate 132
immediate 131	Lead and Store 23
doublet	Local PLB miss 65, 130, 134, 138, 142
big-endian 127	logical memory 203, 239
aligned 127	logical memory address 220
immediate 131	machine sheck 172
immediate 131	memory 203, 239
little endian 127	Memory Management 143
aligned 127	Minimum Terpsichore 351
immediate 131	Mnemosyne 151, 351
immediate 131	Mnemosyne's configuration registers
quadler	comply with the Cerberus and
big-endian 127	Hermes specifications. Configuration
aligned 127	registers 205
immediate 131	Moderate Terpsichore 351
immediate 131	most-privileged level 143
little endian 127	multiprocessor 143
aligned 127	noise 223
immediate 131	octlet 204, 239
immediate 131	operating modes of the cable input
unsigned	blocks. Each such field contains
byte 127	configuration data in the following
immediate 131 doublet	format 259
	operating modes of the cable input
big-endian 127	equalizers. Each such field contains
aligned 127	configuration data in the following
immediate 131 immediate 131	format 263
little-endian 127	packaging 200, 235
	Page mode 223
aligned 128 immediate 131	parity 275 MU 0023573
immediate 151	partition 228
9.9	18.11.2

physical memory blocks 228	big-endian aligned imm	ediate
pins 200, 235	139	Camero
	little-endian aligned 135	
Pipeline Organization 38		
PLL 218	little-endian aligned imr	nediate
PMOS 193, 218, 265	139	
power 189, 200, 224, 235, 256	double	
precharge 223	big-endian 135	
process characteristics 193, 218, 265	aligned 135	
queue 223	immediate 139	
	immediate 139	
queued 220	little-endian 135	
rank 228, 231		
read octlet 300	aligned 135	
read-allocate 276, 277	immediate 139	× .
read-noallocate 276, 277	immediate 139	
read-response 276, 278	hexlet >	
Recommended operating conditions	big-endian, 135	
	aligned 135	
201, 237		
redundancy 198	immediate 139	
redundant 227, 228, 229, 231	immediate 139	
reserved 298	Intle-endian 135	
Reserved Instruction 63, 65, 83, 88,	aligned 135	
90, 95, 102, 104, 107, 110, 113, 116,	immediate 139	
120, 122, 126, 129, 133, 107, 141	immediate 139	
reset 171, 197, 226, 268	Immediate 139	
Rounding 26	multiplex octlet	
	big-endian aligned 135	
SCI 150		
set on compare 24, 40	big endfan aligned imm	ediate
side-effects 300	139	
single-set 203		
skew 189, 197, 204, 219, 224, 226, 240.	little-endian aligned imr	nediate
256, 268, 269, 270	' 139	
slew 216, 224, 227	multiplex-and-swap octlet	
software 204, 240, 269	big-endian aligned 135	
start vector address 171, 172, 175	big-endian aligned imme	adiata
	139	cuate
status register 188, 189, 205, 217, 218,		
219, 240, 241, 255, 256, 283	little-endian aligned 135	
stomped 218, 279	little-endian aligned imr	nediate
Store 135	139	
add-and-swap octlet	octlet	
big-endian aligned 135	big-endian 135	
big-endian aligned immediate	aligned 135	
	immediate 139	
139		
little-endian aligned 135	immediate 139	
little-endian aligned immediate	little-endian 135	
139	aligned 135	
byte 135	immediate 139	
immediate 139	immediate 139	
compare-and-swap octlet	quadlet	
big-endian aligned 135	hig-endian 135	MU 00235

aligned 135 immediate 139 immediate 139 little-endian 135 aligned 135 immediate 139 immediate 139 Switching characteristics 203, 239, 274 syndrome 218, 219 Terpsichore 198, 234, 287, 349, 350, 351, 352, 353 testing 232, 286 time-out 296, 300, 301 timing 216, 221, 222, 233 uncorrectable 217, 219 write octlet 299 write-allocate 276, 280 write-back 203 write-noallocate 276, 280 write-response 276, 281

MU 0023575